

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
10 March 2005 (10.03.2005)

PCT

(10) International Publication Number
WO 2005/022653 A3

(51) International Patent Classification⁷: H01L 31/119, G11C 11/15

(74) Agents: KING, Robert, L. et al.; Corporate Law Department, Intellectual Property Section, 7700 West Parmer Lane, MD: TX32/PL02, Austin, TX 78729 (US).

(21) International Application Number:
PCT/US2004/025832

(22) International Filing Date: 6 August 2004 (06.08.2004)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
10/648,466 25 August 2003 (25.08.2003) US

(71) Applicant (for all designated States except US):
FREESCALE SEMICONDUCTOR, INC. [US/US];
6501 William Cannon Drive West, Austin, TX 78735 (US).

(72) Inventors; and


(75) Inventors/Applicants (for US only): JANESKY, Jason, A. [US/US]; 935 N. Whalers Cove Dr., Gilbert, AZ 85234 (US). ENGEL, Bradley, N. [US/US]; 5651 W. Gail Drive, Chandler, AZ 85226 (US). SLAUGHTER, Jon, M. [US/US]; 9251 South Kenneth Place, Tempe, AZ 85284 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: MAGNETORESISTIVE RANDOM ACCESS MEMORY WITH REDUCED SWITCHING FIELD VARIATION



(57) Abstract: An array of multi-state, multi-layer magnetic memory devices (10) wherein each memory device comprises a non-magnetic spacer region (22) and a free magnetic region (24) positioned adjacent to a surface of the nonmagnetic spacer region, the free magnetic region including a plurality of magnetic layers (36, 34, 38), wherein the magnetic layer (36) in the plurality of magnetic layers is positioned adjacent to the surface of the nonmagnetic spacer region and has a thickness substantially greater than a thickness of each of the magnetic layers (34, 38) subsequently grown thereon wherein the thickness is chosen to improve the magnetic switching variation so that the magnetic switching field for each memory device in the array of memory devices is more uniform.



Published:

— with international search report

(88) Date of publication of the international search report:

9 June 2005

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.