

12

071 744 2

Description

This invention relates to computing systems with display and keyboard and, more particularly, to a method for operating a computing system to write text characters onto a color graphics raster scan, all points addressable video display.

A video display typically provides an interface between a data processing machine and a user. Generally, a video image may comprise either strings of characters or of graphics, each of which requires different storage and, heretofore, processing requirements. Because of these differing requirements, many prior art video display systems do not permit the combining of text and graphic data on the same screen. However, many applications of graphic displays would be greatly enhanced by the provision of character data, such as legends on charts or graphs.

Thus US Patent 4,149,145 describes a video display permitting the placement of character data within the region of display of graphic information. This is done by combining both graphic and character data in a video register. Each of the graphic and character data are separately developed, with a character generator providing the character image components and a graphic generator providing the graphic image components. These two components are merged or superimposed to provide a composite video signal. However, in the system of U.S. Patent 4,149,145, there is no provision for reading text characters from the composite signal, and unnecessary complexity is required by the use of separate text character and graphics generators.

The Japanese Patent JP-A-56 085 784 describes a system including a graphic video display buffer operable for refreshing the display with data, a central processing unit for loading the graphic data into the display buffer, and a ROM for storing character information which is transferred into the video store before being represented in matrix form on the display.

The improvement of the invention comprises a programmable control means referenced by the processor for expanding the dot pattern of a selected character into a predetermined pixel format and then color encoding the expanded dot pattern to establish a resultant expanded/encoded dot pattern which is then loaded into the video display refresh buffer.

The method according to the invention consists in establishing addressability to the location in the display refresh buffer to receive a selected display text character, establishing addressability to the location in the storage containing a dot image of the selected display text character, fetching one portion of the dot image from the storage, expanding the portion of the dot image according to a selected pixel format to provide an expanded dot image portion, modifying each expanded dot image portion to encode a desired color, storing the expanded dot image portion as modified into the display refresh buffer, and

repeating the fetching, expanding, modifying and storing steps for each portion of the dot image to load the text character into the display refresh buffer.

The invention will be described in reference to the following drawings:

Figure 1 is a logic schematic illustrating the video display control apparatus of the invention.

Figure 2 is a schematic illustration of the relationship between pixel display and storage locations.

Figure 3 is a schematic illustration of a segmented display screen for use in describing the scrolling features of the invention.

Figures 4-6 are logic flow diagrams of the graphics write steps of the method of the invention.

Figures 7-9 are logic flow diagrams of the graphics read steps of the invention.

Figures 10-11 are logic flow diagrams of the graphics scroll up steps of the invention.

Figures 12-13 are logic flow diagrams of the graphics scroll down steps of the invention.

Referring now to Figure 1, a description will be given of the apparatus of the invention for reading and writing text characters in a color graphics display.

The display of the invention is particularly suited for use in connection with a micro-computer including microprocessor 20, dynamic storage 25, read only storage 27, display 50, and keyboard 60. In this embodiment, microprocessor 20 may comprise an Intel 8088 CPU, which utilizes the same 16-bit internal architecture as the Intel 8086 CPU but has an external 8-bit data bus 22. For a description of the Intel 8086, and consequently of the 8086 instruction set used in the microprogram assembly hereafter, reference is made to Stephan P. Morse, *The 8086 Primer*, Hayden Book Company Inc., Rochelle Park, New Jersey, copyright 1980, Library of Congress classification QA76.8.1292M67 001.6'4'04 79-23932 ISBN 0-8104-5165-4.

Processor 20 communicates with devices external to its integrated circuit chip via status and control line 21, data bus 22, and address bus 23. Such external devices include dynamic storage 25 (for example, Texas Instruments 4116 RAM) with refresh control 24 (for example, an Intel 8237 DMA driven by an Intel 8253 Timer); and, connected by drivers/receivers 26 (for example, a TTL standard part 74LS245), read only storage 27 (for example, a MOSTEK 36000), direct memory access (or DMA) chip 28 (for example, and Intel 8237 DMA), timer 29 (for example, an Intel 8253 Timer), and keyboard attachment 61 with keyboard 60.

Input/Output slots 30 provide for the attachment of a further plurality of external devices, one of which, the color graphic display attachment 31 is illustrated. Color graphics display adapter 31 attaches one or more of a wide variety of TV frequency monitor 50, 51 and TV set 52, with an RF modulator 49 required for attaching a TV via antenna 53. Adapter 31 is capable of operating in

black and white or color, and herein provides these video interfaces: a composite video port on line 48, which may be directly attached to display monitor 51 or to RF modulator 49, and a direct drive port comprising lines 39 and 46.

Herein, display buffer 34 (such as an Intel 2118 RAM) resides in the address space of processor 20 starting at address X'B8000'. It provides 16K bytes of dynamic RAM storage. A dual-ported implementation allows CPU 20 and graphics control unit 37 to access buffer 34.

In all points addressable (APA) mode, two resolution modes will be described: APA color 320x200 (320 pixels per row, 200 rows per screen) mode and APA black and white 640x200 mode. In 320x200 mode, each pixel may have one of four colors. The background color (color 00) may be any of the sixteen possible colors. The remaining three colors come from one of two palettes in palette 42 selected by microprocessor 20 under control of read only storage 27 program: one palette containing red (color 01), green (color 10), and yellow (color 11), and the other palette containing CYAN (color 01), magenta (color 10), and white (color 11). The 640x200 mode is, in the embodiment described, available only in two colors, such as black and white, since the full 16KB of storage in display buffer 34 is used to define the pixels on or off state.

In alphanumeric (A/N) mode, characters are formed from ROS character generator 43, which herein may contain dot patterns for 254 characters. These are serialized by port lines 46 or to composite color generator 45 for output to composite video line 48.

Display adapter 31 includes a CRT control module 37, which provides the necessary interface to processor 20 to drive a raster scan CRT 50-52. Herein, CRT control module 37 comprises a Motorola MC6845 CRT controller (CRTC) which provides video timing on horizontal/vertical line 39 and refresh display buffer addressing on line 38. The Motorola MC6845 CRTC is described in MC6845 MOS (N-channel, Silicon-Gate) CRT controller, Motorola Semiconductor's publication ADI-465, copyright Motorola, Inc., 1977.

As shown in Figure 1, the primary function of CRTC 37 is to generate refresh addresses (MA0-MA13) on line 38, row selects (RA0-RA4) on line 54, video monitor timing (HSYNC, VSYNC) on line 39, and display enable (not shown). Other functions include an internal cursor register which generates a cursor output (not shown) when its content compares to the current refresh address 38. A light-pen strobe input signal (not shown) allows capture of refresh address in an internal light pen register.

All timing in CRTC 37 is derived from a clock input (not shown). Processor 20 communicates with CRTC 37 through buffered 8-bit data bus 32 by reading/writing into an 18-register file of CRTC 37.

The display buffer 34 address is multiplexed between processor 20 and CRTC 37. Data appears

on a secondary bus 32 which is buffered from the processor primary bus 22. A number of approaches are possible for solving contentions for display buffer 34:

- (1) Processor 20 always gets priority.
- (2) Processor 20 gets priority access any time, but can be synchronized by an interrupt to perform accesses only during horizontal and vertical retrace times.
- (3) Synchronize process by memory wait cycles.
- (4) Synchronize processor 20 to character rate.

The secondary data bus concept in no way precludes using the display buffer 34 for other purposes. It looks like any other RAM to processor 20. For example, using approach (4), a 64K RAM buffer 34 could perform refresh and program storage functions transparently.

CRTC 37 interfaces to processor 20 on bi-directional data bus 32 (D0-D7) using Intel 8088 CS, RS, E, and R/W control lines 21 for control signals.

The bidirectional data lines 32 (D0-D7) allow data transfers between the CRTC 37 internal register file and processor 20.

The enable (E) signal on lines 21 is a high impedance TTL/MOS compatible input which enables the data bus input/output buffers and clocks data to and from CRTC 37. This signal is usually derived from the processor 20 clock.

The chip select (CS) line 21 is a high impedance TTL/MOS compatible input which selects CRTC 37 when low to read or write the CRTC 37 internal register file. This signal should only be active when there is a valid stable address being decoded on bus 33 from processor 20.

The register select (RS) line 21 is a high impedance TTL/MOS compatible input which selects either the address register (RS='0') or one of the data registers (RS='1') of the internal register file of CRTC 37.

The read/write (R/W) line is a high impedance TTL/MOS compatible input which determines whether the internal register file in CRTC 37 gets written or read. A write is active low ('0').

CRTC 37 provides horizontal sync (HS/vertical sync (VS) signals on lines 39, and display enable signals.

Vertical sync is a TTL compatible output providing an active high signal which drives monitor 50 directly or is fed to video processing logic 45 for composite generation. This signal determines the vertical position of the displayed text.

Horizontal sync is a TTL compatible output providing an active high signal which drives monitor 50 directly or is fed to video processing logic 45 for composite generation. This signal determines the horizontal position of the displayed text.

Display enable is a TTL compatible output providing an active high signal which indicates CRTC 37 is providing addressing in the active display area of buffer 34.

CRTC 37 provides memory address 38 (MA0-

12

MA13) to scan display buffer 34. Also provided are raster addresses (RA0—RA4) for the character ROM.

Refresh memory 34 address (MA0—MA13) provides 14 outputs used to refresh the CRT screen 50—52 with pages of data located within a 16K block of refresh memory 34.

Raster addresses 54 (RA0—RA4) provides 5 outputs from the internal raster counter to address the character ROM 43 for the row of a character.

Palette/overscan 42 and mode select 47 are implemented as a general purpose programmable I/O register. Its function in attachment 31 is to provide mode selection and color selection in the medium resolution color graphics mode.

Time control 47 further generates the timing signals used by CRT controller 37 and by dynamic RAM 34. It also resolves the CPU 20 graphic controller 37 contentions for accessing display buffer 34.

In A/N mode, attachment 31 utilizes ROS (for example, a MOSTEK 36000 ROS) character generator 43, which consists of 8K bytes of storage which cannot be read/written under software control. The output of character generator 43 is fed to alpha serializer 44 and thence to color encoder 41. As elements 43, 44 are included only for completeness, they are not utilized in the invention and will not be further described.

The output of display buffer 34 is alternatively fed for every other display row in a ping pong manner through data latches 35, 36 to graphics serializer 40, and thence to color encoder 41. Data latches 35, 36 may be implemented as standard TTL 74 LS 244 latches, graphics serializer 40 as a standard TTL 74 LS 166 shift register. Composite color generator 45 provides logic for generating composite video on line 48, which is base band video color information.

The organization of display buffer 34 to support the 200×320 color graphics mode is illustrated in Figure 2 for generating, by way of example, a capital A in the upper left-hand position 50a of monitor 50. Read only storage 27 stores for each character displayable in graphics mode an eight byte code, shown at 27a as sixteen hexadecimal digits 3078CCCCFCCCC00. In Figure 2, these are organized in pairs, each pair describing one row of an 8×8 matrix on display 50a. In display 50a, an "X" in a pixel location denotes display of the foreground color (herein, code 11) and a "." denotes display of the background color (code 00).

When the character "A" is to be displayed, the sixteen digit hex code from read-only storage 27 (or, equivalently, from dynamic storage 25) is, in effect converted to binary. Thus, the first 8 pixel row, 30 hex, becomes 00110000, in binary. This eight bit binary code is then expanded to specify color, with each "0" becoming "00" to represent the background color, and each "1" becoming 10, 01, or 11 to specify one of the three foreground

colors from the selected palette. In Figure 2, each "1" in the binary representation of the character code from storage 27 becomes "11" (which for palette two represents yellow; see below). Thus, the hex 30 representation of the first 8-pixel row of character "A", is expanded to 00 00 11 11 00 00 00 00 in display buffer 34a, shown at location '0' (in hexadecimal notation, denoted as x '0'). Graphics storage 34 is organized in two banks of 8000 bytes each, as illustrated in Table 1, where address x '0000' contains the pixel information (301—304) for the upper left corner of the display area, and address x '2000' contains the pixel information for the first four pixels (311—314) of the second row of the display (in this case, the first 8 bit byte of the two byte binary expansion 00 11 11 11 11 00 00 00 of hex 78).

TABLE 1:
Display buffer 34 addressing

#0000		even scans (0, 2, 4, ..., 198) (8000 bytes)
#1F3F		
#2000		odd scans (1, 3, 5, ..., 199) (8000 bytes)
#3F3F		

For the 200×640 mode (black and white), addressing and mapping of display buffer 34 is the same as for 200×320 color graphics, but the data format is different: each bit in buffer 34 is mapped to a pixel on screen (with a binary 1 indicating, say, black; and binary 0, white).

Color encoder 41 output lines 46 I (intensity), R (red), G (green), B (blue) provide the available colors set forth in Table 2:

TABLE 2:
Color encoder output 46

I	R	G	B	Color
0	0	0	0	Black
0	0	0	1	Blue
0	0	1	0	Green
0	0	1	1	Cyan
0	1	0	0	Red
0	1	0	1	Magenta
0	1	1	0	Brown
0	1	1	1	Light Gray
1	0	0	0	Dark Gray
1	0	0	1	Light Blue
1	0	1	0	Light Green
1	0	1	1	Light Cyan
1	1	0	0	Light Red
1	1	0	1	Light Magenta
1	1	1	0	Yellow
1	1	1	1	White

13

Referring now to Figures 4—9, in connection with the Intel 8086 assembly language (ASM-86) listings embedded in microcode in read only storage 27, executed in microprocessor 20 to control the operation of video attachment 31, a description will be given of the method of the invention for writing text characters to a video screen operating in APA, or graphics mode.

While the control program, in this embodiment, is shown stored in a read only store 27, it is apparent that such could be stored in a dynamic storage, such as storage 25.

In step 400, a data location in RAM 25 is tested to determine if the system is graphics write mode. If not, and a character is to be written, a branch to normal A/N character mode 402 is taken and the method of the invention bypassed.

In step 404, addressability to the display buffer is established: the location in display buffer (REGEN) 34 to receive the write character is determined and loaded into a register (DI) of processor 20. In step 406, addressability to the stored dot image is established: the location in read only storage (ROM) 27 or dynamic storage (USER RAM) 25 of the dot image of the character to be displayed is determined. Then a couple of registers (DS, SI) of processor 20 are pointing at the location in ROM 27 or RAM 25 where the character dot image is stored, and these registers define addressability of the dot image. At step 408, the test is made for high resolution (640×200) or medium resolution (320×200) mode. In high resolution mode, control passes to step 410. For medium resolution mode, it passes to step 438.

For high resolution mode (640×200 black and white), which in this embodiment, does not form part of the invention, but is described for the sake of completeness the procedure of steps 412—424 (426—430 included, if pertinent) is performed for each of the four bytes required to provide the dot image for a character in graphics mode. Step 410 sets a loop counter register (DH) to four, and in steps 412 (step 101) a dot image byte from ROM 27 or RAM 25 pointed to by processor 20 registers DS, SI is loaded into the processor 20 string.

As step 414 a test is made to determine whether or not the application requesting the display of the character wants the character to replace the current display, or to be exclusive OR'd with the current display. In steps 416—422, the current display is replaced by storing this and the next dot image bytes in display buffer 34, with the next byte offset or displayed by X '2000' from the location of this byte in buffer 34. In steps 426—430, the alternative operation of exclusive ORing those two bytes into display buffer 34 is performed. If more than one identical character is to be written to display screen 50 in this operation, steps 432—434 of Figure 5 condition the procedure for executing steps 410 through 434 for each such character.

To display a text character in the medium resolution, refer to steps 438 (Figure 4) to 460 (Figure 6).

In step 438 the input color (two bits, 01, 10, or 11) is expanded to fill a 16-bit word by repeating the two bit code. In step 440, a byte of character code points is loaded into a register (AL) of processor 20 from storage 25, 27. In step 442, (line 135) each bit in the 1 byte AL register (character code points) is doubled up by calling EXPAND BYTE, and the result is AND'd to the expanded input color.

In step 444 the resulting word (2 bytes) of step 442 is stored in display buffer 34. This is shown, by way of example, at location X '0' in Figure 2, the stored word comprising fields 301—308. (In Figure 4, the XOR procedures are not shown, but are analogous to the XOR procedure of steps 414—430 for the high resolution mode).

In step 446 the next dot image byte is retrieved from storage 25, 27, and at step 448 it is expanded and AND'd with color. In step 450 the resulting word is stored in display buffer 34, offset from the word stored at step 444 by x '2000'.

At step 452 (Figure 6) the display buffer pointer is advanced to the next row of the character to be displayed, and processing returns (step 454) to complete the character or proceeds (step 456, 458, 460) to repeat the completed character as many times as required.

Referring now to logic flow diagrams 7—9, an explanation will be given of the graphic read steps of the invention. In this process, a selected character dot image from display buffer 34 is compared against dot image code points retrieved from storage 25, 27, a match indicating that the character in buffer 34 has been identified, or read.

In step 462 it is first determined if video attachment 31 is being operated in the graphics mode. If not, in step 464 the read operation is performed in character mode, and the method of the invention is not involved.

In step 466 the location in display buffer 34 to be read is determined by a calling procedure. In step 468 an 8-byte save area is established on a stack within the address space of processor 20.

In step 470 the read mode is determined. Control passes to step 482 for medium resolution (color, or 320×200) mode. For high resolution (black/white, or 640×200 mode), at step 472 the loop count is set to 4 (there being 4 two-byte words per character), and in steps 474—480 eight bytes are retrieved from display buffer 34 and put into the save area reserved on the stack in step 468. For medium resolution mode, at step 482, the loop count is set equal to 4, and in steps 484—490 the character to be read is retrieved from display buffer 34.

Referring to Figure 8, at step 492 processing continues to compare the character, either high or medium resolution mode, read from display buffer 34 with character code points read from storage 25, 27. In step 492 the pointer to the dot image table in ROM 27 is established. If the character is not found in ROM 27, the search must be extended into dynamic storage 25 where the

user supplied second half of the graphic character points.

In step 494 the character value is initialized to zero (it will be set equal to 1 when a match is found), and the loop count set equal to 256 (total of 256 passes through the loop of steps 496—602, if required).

In step 496, the character read from display buffer 34 into the save area is compared with the dot image read from storage 25, 27, and the match tested at step 498. Loop control steps 600, 602 are executed until a match is found, or until all 256 dot images in storage 25, 27 have been compared with a match. In step 604 the save area is released, and in step 606 the procedure ends. If a character match has occurred in step 498, the character thus read is located in storage 25, 27 at the location pointed to by register AL. AL=0 if the character was not found (a not unexpected result if a character had been exclusively OR'd into the display buffer 34 at the location being read, such as at steps 426—450).

Referring now to Figure 9, the procedure MED READ BYTE, called at steps 484 and 486 of Figure 7, will be described. This procedure compresses 16 bits previously expanded from eight to encode the color (see step 442) and stored in display buffer 34 (at step 444) back to the original dot image (obtained previously from storage 25, 27 at step 440). Step 608 gets two eight-bit bytes, which in step 610 is compressed two bits at a time to recover the original dot image. In step 612 the result are saved in the area pointed to by register BP.

Referring now to Figure 3, in connection with Figures 10—13, a description will be given of the graphic scrolling facility provided for separate discrete areas 70, 73, 75 of display screen 50b. In accordance with this invention, a user may define a plurality of windows on the screen in which graphic information blocks may be scrolled. The designation of a scroll section or window 70 requires address of opposite corners, such as the address of the upper left corner 17 and the lower right corner 72, and the number of lines to scroll. The difference in corner addresses sets the window. The color of the newly blanked lines is established by a blanking attribute. Within these parameters, the graphic scrolling procedure of Figures 10—13 is performed. By this approach, both text (graphic) and display may be scrolled within separate windows 70, 73, and 75.

In step 614 (Figure 10) the pointer to the display buffer 34 location corresponding to upper left corner 71 of the display window 70 to be scrolled is placed in a register (AX) processor 20. In step 616 is determined the number of rows and columns in window 70. In step 618 the mode is determined, and if 320×200 mode is detected, in step 620 the number of columns in the window is adjusted to handle two bytes per character.

In step 622, the source pointer is established equal to upper left (UL) pointer plus the number of rows (from register AL) to scroll, the result placed in register SI.

In steps 624, 626 (line 203) a call is made to move a row from source (pointed to by SI) to destination (pointed to by DI).

In step 628, the source (SI) and destination (DI) pointers are advanced to the next row of the screen window. In step 630 the row count is decremented and, if the process is not complete, the procedure of steps 624—630 repeated.

In step 632 (Figure 11) a procedure is called to clear a row by filling it with the fill value for blanked lines specified in a register (BH) of processor 20 and transferred to the AL register. The byte contained in AL is stored into the byte whose offset is contained in DI, increments DI, and repeats to fill every byte of the row with the blanking attribute (which may be the screen background color, for example).

In step 634 destination pointer DI is advanced to the next row, and in step 636 the number of rows to scroll is decremented, and the loop of steps 632—636 executed for each row to be scrolled.

The procedure for scroll down analogous to that for scroll up is set forth in Figures 12 and 13.

Claims

1. A method for operating a computing system to write text characters onto a graphics display (50), the system including a processor (20), a storage (28), and a display refresh buffer (34), said method comprising the steps of: establishing addressability to the location in said display refresh buffer to receive a selected display text character, establishing addressability to the location in said storage containing a dot image of said selected display text character, and fetching one portion of said dot image from said storage; said method being further characterized by the steps of:

expanding said portion of said dot image according to a selected pixel format to provide an expanded dot image portion,

modifying each expanded dot image portion to encode a desired color,

storing the expanded dot image portion as modified into said display refresh buffer, and, repeating said fetching, expanding, modifying and storing steps for each portion of said dot image to load the text character into said display refresh buffer.

2. The method according to claim 1 in which said storing step is performed by exclusive ORing each dot image portion with a corresponding portion of said modified expanded dot image previously stored in said display refresh buffer.

3. The method according to claim 1 or 2 further comprising the steps of:

refreshing said graphics (50) display with alternate raster scan lines refreshed from offset locations of said display refresh buffer (34); and

storing alternating dot image portions in offset locations of said display refresh buffer as part of said storing step.

4. A method for additionally operating said computing system to read a text character



user supplied second half of the graphic character points.

In step 494 the character value is initialized to zero (it will be set equal to 1 when a match is found), and the loop count set equal to 256 (total of 256 passes through the loop of steps 496—602, if required).

In step 496, the character read from display buffer 34 into the save area is compared with the dot image read from storage 25, 27, and the match tested at step 498. Loop control steps 600, 602 are executed until a match is found, or until all 256 dot images in storage 25, 27 have been compared with a match. In step 604 the save area is released, and in step 606 the procedure ends. If a character match has occurred in step 498, the character thus read is located in storage 25, 27 at the location pointed to by register AL. AL=0 if the character was not found (a not unexpected result if a character had been exclusively OR'd into the display buffer 34 at the location being read, such as at steps 426—450).

Referring now to Figure 9, the procedure MED READ BYTE, called at steps 484 and 486 of Figure 7, will be described. This procedure compresses 16 bits previously expanded from eight to encode the color (see step 442) and stored in display buffer 34 (at step 444) back to the original dot image (obtained previously from storage 25, 27 at step 440). Step 608 gets two eight-bit bytes, which in step 610 is compressed two bits at a time to recover the original dot image. In step 612 the result are saved in the area pointed to by register BP.

Referring now to Figure 3, in connection with Figures 10—13, a description will be given of the graphic scrolling facility provided for separate discrete areas 70, 73, 75 of display screen 50b. In accordance with this invention, a user may define a plurality of windows on the screen in which graphic information blocks may be scrolled. The designation of a scroll section or window 70 requires address of opposite corners, such as the address of the upper left corner 17 and the lower right corner 72, and the number of lines to scroll. The difference in corner addresses sets the window. The color of the newly blanked lines is established by a blanking attribute. Within these parameters, the graphic scrolling procedure of Figures 10—13 is performed. By this approach, both text (graphic) and display may be scrolled within separate windows 70, 73, and 75.

In step 614 (Figure 10) the pointer to the display buffer 34 location corresponding to upper left corner 71 of the display window 70 to be scrolled is placed in a register (AX) processor 20. In step 616 is determined the number of rows and columns in window 70. In step 618 the mode is determined, and if 320×200 mode is detected, in step 620 the number of columns in the window is adjusted to handle two bytes per character.

In step 622, the source pointer is established equal to upper left (UL) pointer plus the number of rows (from register AL) to scroll, the result placed in register SI.

In steps 624, 626 (line 203) a call is made to move a row from source (pointed to by SI) to destination (pointed to by DI).

In step 628, the source (SI) and destination (DI) pointers are advanced to the next row of the screen window. In step 630 the row count is decremented and, if the process is not complete, the procedure of steps 624—630 repeated.

In step 632 (Figure 11) a procedure is called to clear a row by filling it with the fill value for blanked lines specified in a register (BH) of processor 20 and transferred to the AL register. The byte contained in AL is stored into the byte whose offset is contained in DI, increments DI, and repeats to fill every byte of the row with the blanking attribute (which may be the screen background color, for example).

In step 634 destination pointer DI is advanced to the next row, and in step 636 the number of rows to scroll is decremented, and the loop of steps 632—636 executed for each row to be scrolled.

The procedure for scroll down analogous to that for scroll up is set forth in Figures 12 and 13.

Claims

1. A method for operating a computing system to write text characters onto a graphics display (50), the system including a processor (20), a storage (28), and a display refresh buffer (34), said method comprising the steps of: establishing addressability to the location in said display refresh buffer to receive a selected display text character, establishing addressability to the location in said storage containing a dot image of said selected display text character, and fetching one portion of said dot image from said storage; said method being further characterized by the steps of:

expanding said portion of said dot image according to a selected pixel format to provide an expanded dot image portion, modifying each expanded dot image portion to encode a desired color,

storing the expanded dot image portion as modified into said display refresh buffer, and, repeating said fetching, expanding, modifying and storing steps for each portion of said dot image to load the text character into said display refresh buffer.

2. The method according to claim 1 in which said storing step is performed by exclusive ORing each dot image portion with a corresponding portion of said modified expanded dot image previously stored in said display refresh buffer.

3. The method according to claim 1 or 2 further comprising the steps of:

refreshing said graphics (50) display with alternate raster scan lines refreshed from offset locations of said display refresh buffer (34); and storing alternating dot image portions in offset locations of said display refresh buffer as part of said storing step.

4. A method for additionally operating said computing system to read a text character



15

previously written onto said graphics display (50) by the method according to any one of the preceding claims, comprising the steps of:

retrieving from the corresponding data stored in said display refresh buffer (34) the dot image of the character to be read,

storing the dot image of the character to be read in a save area in said storage (28),

sequentially obtaining from said storage, respective dot images of possible text characters,

comparing each respective dot image with the dot image in said save area, and

repeating the obtaining and comparing steps until a respective dot image matches the dot image in said save area, thereby concluding reading of the text character.

5. A raster scan video display control system of the type including a graphics display (50) and a display refresh buffer (34) operable in an all points addressable mode for refreshing said display with graphics data, a processor (20) for writing graphic data into said display refresh buffer, and a character storage (27) for storing the character dot patterns of a display character font; comprising means for selecting a character to be displayed, and programmable control means (27) responsive to said processor to load from said storage into said display refresh buffer a character dot pattern corresponding to the character to be displayed;

said system being characterized in that said programmable control means is also responsive to said processor to expand the selected character dot pattern into a predetermined pixel format and then color encode the expanded dot pattern to establish a resultant expanded/encoded dot pattern, and load said expanded/encoded dot pattern into said display refresh buffer.

6. The system according to claim 5 in which said programmable control means (37) is also responsive to said processor (20) to read a previously displayed character by comparing a character dot pattern previously loaded into said display refresh buffer (34) with successive character dot patterns selected from said character storage (27).

Patentansprüche

1. Methode für den Betrieb eines Datenverarbeitungssystems, um Textzeichen auf einem Graphik-Darstellungsgerät (50) zu schreiben, bei dem ein Prozessor (20), ein Speicher (28) und ein Darstellungs-Auffrischpufferspeicher (34) zum System gehören und die Methode folgende Schritte aufweist: Erarbeitung der Adressierbarkeit eines Platzes im genannten Darstellungs-Auffrischpufferspeicher für den Empfang eines ausgewählten Darstellungstextzeichens, Erarbeitung der Adressierbarkeit eines Platzes im genannten Speicher der ein Punktbild des genannten ausgewählten Darstellungstextzeichens enthält, und Heranholen eines Teilstücks des genannten Punktbildes aus dem genannten Speicher;

wobei die genannte Methode weiter durch folgende Schritte gekennzeichnet ist:

Ausdehnung des genannten Teilstücks nach einem gewählten Punktbildformat, um ein ausgedehntes Punktbildteilstück zu erhalten,

Modifizierung jedes ausgedehnten Punktbildteilstücks, um eine gewünschte Farbe zu codieren,

Einlesen des derart geänderten ausgedehnten Punktbildteilstücks in den genannten Darstellungs-Auffrischpufferspeicher, und

Wiederholung der genannten Heranhol-, Ausdehnungs-, Änderungs- und Einleseschritte für jedes Teilstück des genannten Punktbildes, um das nächste Textzeichen in den genannten Darstellungs-Auffrischpufferspeicher einzulesen.

2. Methode nach Anspruch 1, bei der der genannte Einleseschritt durch exklusives ODER-Gestalten jedes Punktbildteilstücks mit einem entsprechenden Teilstück des genannten modifizierten ausgedehnten Punktbildes, das vorher im genannten Auffrischpufferspeicher eingespeichert wurde.

3. Methode nach Anspruch 1 oder 2, wie weiter folgende Schritte umfasst:

Auffrischen der genannten Graphik-Darstellung (50) mit Ersatz-Rasterabtastungszeilen, die von anderen Speicherplätzen des genannten Darstellungs-Auffrischpufferspeichers (34) aus aufgefrischt wurden, und

Einspeichern abwechselnder Punktbildteilstücke in andere Speicherplätze des genannten Darstellungs-Auffrischpufferspeichers als Teil des genannten Einspeicherschrittes.

4. Methode zum zusätzlichen Betrieb des genannten Datenverarbeitungssystems um ein vorher auf die genannte Graphik-Darstellung (50) geschriebenes Textzeichen durch die Methode gemäss allen der vorstehenden Ansprüche einschliesslich folgender Schritte zu lesen:

Wiedergewinnung des Punktbildes des zu lesenden Zeichens aus den entsprechenden, im genannten Darstellungs-Auffrischpufferspeicher (34) eingespeicherten Daten,

Einspeichern des Punktbildes des zu lesenden Zeichens in einer Sicherungszone im genannten Speichers (28),

Sequentielles Erhalt der jeweiligen Punktbilder möglicher Textzeichen aus dem genannten Speicher,

Vergleich des jeweiligen Punktbildes mit dem Punktbild in der genannten Sicherungszone, und

Wiederholung der Erhalt- und Vergleichsschritte bis eines der jeweiligen Punktbilder mit dem Punktbild in der genannten Sicherungszone übereinstimmt, wodurch das Lesen des Textzeichens beendet wird.

5. Videodarstellungssteuersystem zur Rasterabtastung eines Typs, der eine Graphik-Darstellung (50) und einen Darstellungs-Auffrischpufferspeicher (34) enthält, der in einer Betriebsart betrieben werden kann, die alle Punkte adressieren kann, um die genannte Darstellung mit Graphikdaten aufzufrischen, sowie einen Prozessor (20), um die genannten

(16)



Graphikdaten in den genannten Darstellungs-Auffrischpufferspeicher zu schreiben, und einen Zeichenspeicher (27), um die Zeichenpunktumuster einer Darstellungszeichen-Schriftgarnitur zu speichern; wobei das System weiter Mittel zur Auswahl von darzustellenden Zeichen und programmierbare Steuermittel (37) aufweist, die auf den genannten Prozessor ansprechen, um ein Zeichenpunktumuster, das dem darzustellenden Zeichen entspricht, aus dem genannten Speicher in den genannten Darstellungs-Auffrischpufferspeicher zu übertragen; und

das genannte System dadurch gekennzeichnet ist, dass das genannte programmierbare Steuermittel ebenfalls auf den genannten Prozessor anspricht, um das gewählte Zeichenpunktumuster in ein vorbestimmtes Punktbildformat auszudehnen und dann das ausgedehnte Punktmuster in Farbe zu codieren, wodurch ein resultierendes ausgedehntes/codiertes Punktmuster erstellt wird, und um das genannte ausgedehnte/codierte Punktmuster im genannten Darstellungs-Auffrischpufferspeicher zu speichern.

6. System nach Anspruch 5, in dem das genannte programmierbare Steuermittel (37) auf den genannten Prozessor (20) anspricht, um ein vorher dargestelltes Zeichen zu lesen, indem ein vorher in den genannten Darstellungs-Auffrischpufferspeicher (34) eingespeichertes Punktmuster verglichen wird mit aufeinanderfolgenden Zeichenpunktumustern, die aus dem genannten Zeichenspeicher (27) ausgewählt wurden.

Revendications

1. Une méthode de fonctionnement d'un système de calcul pour écrire des caractères de texte sur un affichage graphique (50), le système comprenant un processeur (20), une mémoire (28) et une mémoire intermédiaire de révision d'affichage (34), ladite méthode comprenant les étapes d'établissement de l'adressabilité à l'emplacement dans ladite mémoire intermédiaire de révision d'affichage pour recevoir un caractère de texte d'affichage sélectionné, d'établissement de l'adressabilité à l'emplacement dans ladite mémoire contenant une image de points dudit caractère de texte d'affichage sélectionné et de retrait d'une partie de ladite image de points de ladite mémoire,

ladite méthode étant en outre caractérisée par les étapes:

d'agrandissement de ladite partie de ladite image de points selon un format de pixel sélectionné pour donner une partie d'image de points agrandie,

de modification de ladite partie d'image de points agrandie pour coder une couleur désirée,

d'emmagasinage de la partie d'image de points agrandie telle que modifiée dans ladite mémoire intermédiaire de révision d'affichage, et

de répétition desdites étapes de retrait, d'agrandissement, de modification et d'emmagasinage pour chaque partie de ladite

image de points afin de charger le caractère de texte dans ladite mémoire intermédiaire de révision d'affichage.

2. La méthode selon la revendication 1 dans laquelle ladite étape d'emmagasinage est exécutée par mise en condition OU exclusif de chaque partie d'image de points avec une partie correspondante de ladite image de points agrandie modifiée précédemment emmagasinée dans ladite mémoire intermédiaire de révision d'affichage.

3. La méthode selon la revendication 1 ou 2 comprenant en outre les étapes:

de révision dudit affichage graphique (50) avec des lignes de balayage de trame d'alternative à partir d'emplacements décalés de ladite mémoire intermédiaire de révision d'affichage (34), et

d'emmagasinage de parties d'image de points d'alternative dans des emplacements décalés de ladite mémoire intermédiaire de révision d'affichage en tant que partie de ladite étape d'emmagasinage.

4. Une méthode de fonctionnement supplémentaire dudit système de calcul pour lire un caractère de texte précédemment écrit sur ledit affichage graphique (50) par la méthode de l'une quelconque des revendications précédentes, comprenant les étapes:

de récupération à partir des données correspondantes emmagasinées dans ladite mémoire intermédiaire de révision d'affichage (34), de l'image de points du caractère à lire,

d'emmagasinage de l'image de points du caractère à lire dans une zone de sauvegarde de ladite mémoire (28)

d'obtention séquentielle depuis ladite mémoire, des images de points respectives des caractères de texte possibles,

de comparaison de chaque image de points respective avec l'image de points dans ladite zone de sauvegarde, et

de répétition des étapes d'obtention et de comparaison jusqu'à ce qu'une image de points respective corresponde à l'image de points dans ladite zone de sauvegarde, ce que termine ainsi la lecture du caractère de texte.

5. Un système de commande d'affichage vidéo à balayage de trame du type comprenant un affichage graphique (50) et une mémoire intermédiaire de révision d'affichage (34) pouvant fonctionner dans un mode à tous points adressables pour réviser ledit affichage avec des données graphiques, un processeur (20) pour écrire des données graphiques dans ladite mémoire intermédiaire de révision d'affichage et une mémoire de caractères (27) pour emmagasiner les configurations de points des caractères d'une police de caractères d'affichage, comportant des moyens pour sélectionner un caractère à afficher et des moyens de commande programmables (37) répondant audit processeur pour charger depuis ladite mémoire dans ladite mémoire intermédiaire de révision d'affichage, d'une configuration de points de caractère correspondant au caractère à afficher,

17

15

0 071 744

16

ledit système étant caractérisé en ce que lesdits moyens de commande programmables répondent aussi audit processeur pour agrandir la configuration de points de caractère sélectionnée en un format de pixel prédéterminé et ensuite pour coder en couleurs la configuration de points agrandie afin d'établir une configuration de points codée/agrandie résultante et pour charger ladite configuration de points agrandie/codée dans ladite mémoire intermédiaire de révision d'affichage.

6. Le système selon la revendication 5 dans lequel lesdits moyens de commande programmables (37) répondent aussi audit processeur (20) pour lire un caractère précédemment affiché en comparant une configuration de points de caractère précédemment chargée dans ladite mémoire intermédiaire de révision d'affichage (34) avec des configurations de points de caractère successives sélectionnées depuis ladite mémoire de caractères (27).

15



20

25

30

35

40

45

50

55

60

65

