PCT WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6 : G06F 17/50, 11/25

A1

(11) International Publication Number: WO 98/54664

(43) International Publication Date: 3 December 1998 (03.12.98)

(21) International Application Number: PCT/US98/10171

(22) International Filing Date: 18 May 1998 (18.05.98)

(30) Priority Data:
08/865,741 30 May 1997 (30.05.97) US

(71) Applicant: QUICKTURN DESIGN SYSTEMS, INC. [US/US]; 55 West Trimble Road, San Jose, CA 95131 (US).


(72) Inventors: SAMPLE, Stephen, P.; 15027 Bohlman Road, Saratoga, CA 95070 (US). BERSHTEYN, Mikhail; 4168 Valerie Drive, Campbell, CA 95008 (US). BUTTS, Michael, R.; 2734 Northeast 49th Avenue, Portland, OR 97213 (US).

(74) Agents: MILLER, Jeffrey, A. et al.; Lyon & Lyon, LLP, Suite 4700, 633 West Fifth Street, Los Angeles, CA 90071-2066 (US).

(81) Designated States: CA, IL, JP, KR, SG, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

Published
With international search report.

(54) Title: EMULATION SYSTEM WITH TIME-MULTIPLEXED INTERCONNECT



(57) Abstract

A hardware emulation system is disclosed which reduces hardware cost by time-multiplexing multiple design signals onto physical logic chip pins and printed circuit board. The reconfigurable logic system of the present invention comprises a plurality of reprogrammable logic devices, and a plurality of reprogrammable interconnect devices. The logic devices and interconnect devices are interconnected together such that multiple design signals share common I/O pins and circuit board traces. A logic analyzer for a hardware emulation system is also disclosed. The logic circuits necessary for executing logic analyzer functions is programmed into th e programmable resources in the logic chips of the emulation system.