



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification⁶:

H03H 19/00

A1

(11) International Publication Number:

WO 99/35741

(43) International Publication Date:

15 July 1999 (15.07.99)

(21) International Application Number: PCT/US98/27640

(22) International Filing Date: 29 December 1998 (29.12.98)

(30) Priority Data:

09/002,789

5 January 1998 (05.01.98)

US

(71) Applicant: MOTOROLA INC. [US/US]; 1303 East Algonquin Road, Schaumburg, IL 60196 (US).

(72) Inventor: HONG, Merit, Y.; 1563 W. Shannon Court, Chandler, AZ 85224 (US).


(74) Agents: INGRASSIA, Vincent, B. et al.; Motorola Inc., Intellectual Property Dept., P.O. Box 10219, Scottsdale, AZ 85271-0219 (US).

(81) Designated States: CN, JP, KR, SG, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

Published

With international search report.

(54) Title: CIRCUIT AND METHOD FOR REDUCING SAMPLING NOISE



(57) Abstract

A switched capacitor circuit (60) reduces sampling noise by oversampling an input signal in space domain. The switched capacitor circuit (60) includes four sampling capacitors (72, 74, 76, 78) serially coupled together via five integrating switches (71, 73, 75, 77, 79). Each clock cycle of the oversampling process has a sampling phase and an integrating phase. In the sampling phase, the integrating switches (71, 73, 75, 77, 79) are nonconductive and the sampling capacitors (72, 74, 76, 78) sample the input signal through eight sampling switches (81, 82, 83, 84, 85, 86, 87, 88). In the integrating phase, the charge stored in the sampling capacitors (72, 74, 76, 78) is transferred to an integrator (90).