(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau

(43) International Publication Date
09 October 2025 (09.10.2025)

WIPO | PCT

(10) International Publication Number
WO 2025/208803 A1

(51) International Patent Classification:
G06F 7/501 (2006.01)

(21) International Application Number:
PCT/CN2024/119240

(22) International Filing Date:
16 September 2024 (16.09.2024)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
PCT/CN2024/085517
02 April 2024 (02.04.2024) CN

(72) Inventor; and

(71) Applicant: **LIM, Chee Wah** [CN/CN]; c/o City University Of Hong Kong Department Of Architecture And Civil Engineering Tat Chee Avenue, Kowloon, Hong Kong (CN).

(74) Agent: **RUIBANG & PARTNERS**; Room 409, Tower B, Dongjiu Building, No. 4 Xizhaosi Streat, Dongcheng District, Beijing 100061 (CN).

(81) Designated States *(unless otherwise indicated, for every kind of national protection available)*: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CV, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IQ, IR, IS, IT, JM, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, MG, MK, MN, MU, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, WS, ZA, ZM, ZW.

(84) Designated States *(unless otherwise indicated, for every kind of regional protection available)*: ARIPO (BW, CV, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SC, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, ME, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:
— *with international search report (Art. 21(3))*

(54) **Title:** METHOD OF TRANSFORMING AND ADDING BINARY STRINGS, AND CIRCUITS THEREFOR

(57) **Abstract:** Methods and logic circuits for adding two binary strings in parallel process for each bit position in the binary strings, that make available a bit position i in one of two binary strings to store a carry-over value, comprising the step (s) of replacing a nonzero with a zero in the bit position i, the nonzero in the bit position representing a value; and providing at least one nonzero in a different bit position in the two binary strings representing an equal value.




Figure 5

WO 2025/208803 A1