


**PCT**WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁷: H05K 1/00, 3/06	A1	(11) International Publication Number: WO 00/41446 (43) International Publication Date: 13 July 2000 (13.07.00)
(21) International Application Number: PCT/US99/28534 (22) International Filing Date: 2 December 1999 (02.12.99) (30) Priority Data: 09/224,011 31 December 1998 (31.12.98) US (71) Applicant: MOTOROLA INC. [US/US]; 1303 East Algonquin Road, Schaumburg, IL 60196 (US). (72) Inventors: DUNN, Gregory, J.; 430 S. Evergreen Avenue, Arlington Heights, IL 60005 (US). LACH, Larry; 3428 W. Drummond Place, Chicago, IL 60647 (US). SAVIC, Jovica; 4328 Roslyn Road, Downers Grove, IL 60515 (US). BEUHLER, Allyson; 1113 86th, Downers Grove, IL 60516 (US). SIMONS, Everett; 1330 West St. James Court, Palatine, IL 60067 (US). (74) Agents: FEKETE, Douglas, D. et al.; Motorola Inc., Intellectual Property Dept., 1303 East Algonquin Road, Schaumburg, IL 60196 (US).		(81) Designated States: JP, SG, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE). Published <i>With international search report.</i>

(54) Title: CIRCUIT BOARD FEATURES WITH REDUCED PARASITIC CAPACITANCE AND METHOD THEREFOR**(57) Abstract**

A method for fabricating circuit board conductors (24A & 24B) generally entails forming a metal layer (24) on a positive-acting photodielectric layer (22), and etching the metal layer to form at least two conductor traces (24A & 24B) that cover separate regions of the photodielectric layer while exposing a third region therebetween. The third region of the photodielectric layer is developed using the two traces as a photomask and removed. Thus, the traces are not only separated by a void (30) formed when the metal layer was etched, but are also separated by the opening (32) formed in the photodielectric layer by the removal of the third region of the photodielectric layer. A ferrite-filled polymer may also be deposited in the void and opening to form a ferrite core (34). Traces formed in accordance with the above may be formed as adjacent and parallel conductors or adjacent inductor windings of an integral inductor.