98054 32-3
R.T.M's copy

PCT WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6 : H04L 25/02

A1

(11) International Publication Number: WO 97/42739

(43) International Publication Date: 13 November 1997 (13.11.97)

(21) International Application Number: PCT/EP97/02351

(22) International Filing Date: 7 May 1997 (07.05.97)

(30) Priority Data:
196 18 527.0 8 May 1996 (08.05.96) DE

(71) Applicant *(for all designated States except US)*: TELEFONAKTIEBOLAGET LM ERICSSON [SE/SE]; S-126 25 Stockholm (SE).

(72) Inventor; and

(75) Inventor/Applicant *(for US only)*: HEDBERG, Mats [SE/SE]; Kvickrotsvägen 22, S-136 22 Haninge (SE).

(74) Agents: VON FISCHERN, Bernhard et al.; Hoffmann . Eitle, Arabellastrasse 4, D-81925 Munich (DE).

(81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, GH, HU, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, TJ, TM, TR, TT, UA, UG, US, UZ, VN, YU, ARIPO patent (GH, KE, LS, MW, SD, SZ, UG), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).

Published
With international search report.
Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

(54) Title: INTEGRATED ANS SWITCHABLE LINE TERMINATION

(57) Abstract

The present invention concerns a line receiver circuit with an integrated input amplifier circuit (1) with a noninverting input terminal (11) and an inverting input terminal (12) for connection with a transmission line (31, 32) and with line impedance termination means (2) for terminating the characteristic impedance of the transmission line (31, 32). The imput amplifier circuit (1) and the line impedance termination means (2) are integrated on a common semiconductor substrate. The line impedance termination means (2) coomprise a plurality of impedance circuits and are controllable such that the impedance value of the line termination is controllable.

