Fee(s) to accompany

VIDEO SIGNAL DISPLAY APPARATUS

ABSTRACT

A display apparatus is disclosed wherein a video signal of a child picture read out at a double speed is inserted accurately with a high resolution into a parent picture of another video signal having a double frequency. Control signals for designating a write area and a read-out area of a four field sequence memory provided for forming a double speed field frequency are formed in accordance with odd/even number field discrimination signals for write and read-out video signals, a vertical synchronizing signal prior to double speed conversion and a double speed synchronizing signal for a parent picture so that, even when the parent picture is scrolled, passing of the read-out side memory area does not take place. Where the parent picture is formed from a video signal of the interlace system by a double line speed, the double speed child picture video signal is delayed, upon reading out in an even-numbered field, by one horizontal scanning period so that lines may be overlapped between the parent and child pictures.

This Sheet Has Been Replaced



THIS SHEET HAS BEEN REPLACED