

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
23 March 2006 (23.03.2006)

PCT

(10) International Publication Number  
**WO 2006/030544 A1**


- (51) International Patent Classification: **G09F 9/30**,  
H05B 33/14
- (21) International Application Number:  
PCT/JP2005/000943
- (22) International Filing Date: 19 January 2005 (19.01.2005)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:  
2004-267020 14 September 2004 (14.09.2004) JP
- (71) Applicant (for all designated States except US): **Toshiba  
Matsushita Display Technology Co., Ltd.** [JP/JP]; 1-8,  
Konan 4-chome, Minato-ku, Tokyo, 1080075 (JP).
- (72) Inventor; and
- (75) Inventor/Applicant (for US only): **SHIBUSAWA,  
Makoto** [JP/JP].
- (74) Agents: **SUZUYE, Takehiko** et al.; c/o SUZUYE &  
SUZUYE, 7-2, Kasumigaseki 3-chome, Chiyoda-ku,  
Tokyo, 1000013 (JP).

- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:  
— with international search report

[Continued on next page]

(54) Title: DISPLAY, ARRAY SUBSTRATE, AND DISPLAY MANUFACTURING METHOD



(57) Abstract: Provided is a display including pixels (PX) arrayed in a matrix form and video signal lines (DL) arranged correspondently with columns which the pixels (PX) form, wherein each pixel (PX) includes a display element (OLED) and a pixel circuit including a drive transistor (DR) whose source is connected to a first power supply terminal (ND1) and whose drain is connected to the display element (OLED), and wherein a periodic variation in a property of the drive transistor (DR) appears in a row which the pixels (PX) form.

WO 2006/030544 A1



---

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*