Abstract

Semiconductor memory cell arrangement and a method for producing it

In the case of a semiconductor memory cell arrangement with dynamic memory cells that each have a trench capacitor and a vertical selection transistor, the memory cells are arranged in matrix form, the trench capacitors and the associated vertical selection transistors following one another in each case in the form of rows and/or columns.

(Figure 12B)

162162

G00002