

"SEMICONDUCTOR MEMORY DEVICE."

This invention relates to a semiconductor memory device.

To improve the yield of products, the application of redundancy techniques to semiconductor memory devices (hereinafter referred to as the "memory") has been examined. Fail bits for which read and write of data are not possible are unavoidably formed due to the variance of production conditions or to the defect of a mask used for the production. To cope with this problem, spare bits are disposed in advance in the memory so that they are selected in place of the fail bits. Thus, the memory can be regarded as if it were free from the fail bits.

When applying the redundancy-relieving techniques to the memory, an arrangement has been considered in which spare columns (constituted by spare data lines and spare bits connected to the former) so that the spare columns are selected in place of the defective data lines containing the fail bits. In other words, additional circuits such as the spare columns, an address comparison circuit and a memory

(16)

- 2 -

circuit for storing the address signals of the defective columns are disposed in the memory. When the address signals are applied to the memory, they are compared with the address signals stored in the memory circuit by the address comparison circuit. When the address signals applied to the memory coincide with the address signals stored in the memory, a coincidence signal is generated from the address comparison circuit. This coincidence signal brings the column containing the fail bits (defective data lines) into the non-selection state and instead, the spare columns are selected.

The following memories can be considered as the memories of a bite (x8 bits) construction, that is, the memories in which write and read of data are effected in the 8-bit unit.

That is, a memory can be obtained in which eight memory arrays (mats) are disposed and one bit each is selected from each memory array so that 8-bit data can be read or written. In such a memory, column decoders and column switches are densely formed in order to select one bit from each memory array. If the redundancy techniques which change over the defective data lines to the spare data lines are applied to such a memory, it becomes difficult to

change over the defective data lines to the spare data lines. The change-over operation for changing the defective data lines to the spare data lines for each memory array becomes complicated, too.

5 In the memory of the type described above, delicate fabrication techniques using a laser beam may be employed as a method of changing the defective data lines to the spare data lines. In other words, the wirings themselves are changed over from
10 the defective data lines to the spare data lines by the laser beam.

To change over the wirings by the laser beam, an expensive equipment therefor becomes necessary and hence, the cost of production of the semiconductor memory device becomes higher while the test
15 efficiency drops.

Accordingly, it has been found desirable to allot the same address to a plurality of data lines adjacent one another inside the same memory
20 array (mat) in order to secure a space in which a column address decoder is formed, and changes over a plurality of data lines as a lot to a plurality of spare data lines.

In fabricating a semiconductor memory device
25 having a large memory capacity such as 256K bits

(8x32K bits), for example, the memory mat is preferably divided into a plurality of memory mats in order to reduce the length of word lines and data lines and to improve its high speed operation. The inventor of the present invention attempts to improve the utilization ratio of the spare data lines, that is, the relief ratio of the fail bits, by using the spare data lines in between different memory mats, beside the change-over of the defective data lines to the spare data lines inside the same memory mat, when the memory mat is divided into a plurality of mats.

It is therefore an object of the present invention to provide a semiconductor memory device which improves the relief ratio of fail bits.

According to one aspect of the present invention there is provided a semiconductor memory device including:

- (a) first and second memory arrays, each having a plurality of memory cells formed along rows and columns;
- (b) first selection means for selecting at least one memory cell column designated by first address signals, from said first and second memory arrays upon receiving said first address signals;
- (c) second selection means for selecting memory cell rows from said first and second memory arrays;
- (d) a first common data line for receiving data of a memory cell which has been selected from said first memory array by said first and second selection means;
- (e) a second common data line for receiving data of a memory cell which has been selected from said second memory array by said first and second selection means;
- (f) a first spare memory comprising at least one memory cell column formed with a plurality of memory cells, and providing data of a memory cell designated by said second selection means from said first spare memory to said first common data line in response to a first selection signal;

(g) a second spare memory comprising at least one memory cell column formed with a plurality of memory cells, and providing data of a memory cell designated by said second selection means from said second spare memory to said second common data line in response to a second selection signal;

(h) first amplifier means coupled to said first common data line, and operating in response to the selection of a memory cell from said first memory array so that data of the memory cell selected is amplified by said first amplifier means;

(i) second amplifier means coupled to said second common data line, and operating in response to the selection of a memory cell from said second memory array so that data of the memory cell selected is amplified by said second amplifier means;

(j) first redundancy means receiving second address signals including at least said first address signals, and for generating a first control signal when said second address signals are address signals which select a defective memory cell column from either one of said first and second memory arrays;

(k) second redundancy means receiving said second address signals, and for generating a second control signal when said second address signals are address signals which select a defective memory cell column from either one of said first and second memory arrays; and

(l) control means responsive to said first and second control signals, for generating one of said first and second selection signals, for inhibiting the selection of a memory cell column from one of said first and second memory arrays, and for operating either one of said first and second amplifier means so that data of a memory cell in either one of said first and second spare memories instead of the defective memory cell column in either one of said first and second memory arrays is amplified by the one of the first and second amplifier means which is operated.

According to a second aspect of the present invention there is provided a semiconductor memory device including:

- 5 (a) a first memory array having a plurality of memory cells having control and input-output terminals and arranged in a matrix;
- (b) a second memory array having a plurality of memory cells having control and input-output terminals and arranged in a matrix;
- 10 (c) first selection means for selecting memory cell rows from said first and second memory arrays;
- (d) second selection means receiving first address signals, and for selecting memory cell columns designated by said first address signals from said first
15 and second memory arrays;
- (e) a plurality of first common data lines for receiving data of memory cells selected by said first and second selection means from said first memory array;
- (f) a plurality of second common data lines for
20 receiving data of memory cells selected by said first and second selection means from said second memory array;
- (g) a first spare memory array including a plurality of memory cells arranged in a matrix, wherein a spare memory cell row is selected by said first selection
25 means, and data of the memory cells selected are transmitted to said first common data lines in response to a first selection signal;
- (h) a second spare memory array including a plurality of memory cells arranged in a matrix, wherein a
30 spare memory cell row is selected by said first selection means, and data of the memory cells selected are transmitted to said second common data lines in response to a second selection signal;
- (i) a plurality of first amplifier means coupled
35 to respective ones of said first common data lines, and operating in response to the selection of memory cells from

said first memory array so that data of the memory cells selected are amplified by said first amplifier means;

(j) a plurality of second amplifier means coupled to respective ones of said second common data lines, and
5 operating in response to the selection of memory cells from said second memory array so that data of the memory cells selected are amplified by said second amplifier means;

(k) first redundancy means receiving second address signals including at least said first address
10 signals, and for generating a first control signal when said second address signals are address signals which select a defective memory cell column from either one of said first and second memory arrays;

(l) second redundancy means receiving said second
15 address signals, and for generating a second control signal when said second address signals are address signals which select a defective memory cell column from either one of said first and second memory arrays; and

(m) control means responsive to said first and
20 second control signals, for generating one of said first and second selection signals, for inhibiting the selection of memory cell columns from one of said first and second memory arrays, and for operating ones of said first and second amplifier means so that data of memory cells in
25 either one of said first and second spare memory arrays instead of memory cells in either one of said first and second memory arrays are amplified by the one of the first and second amplifier means which is operated.

According to a third aspect of the present inven-
30 tion there is provided a semiconductor memory device including:

(a) first and second memory arrays, each having a plurality of memory cells formed along rows and columns;

(b) first selection means for selecting at least
35 one memory cell column indicated by first address signals from said first and second memory arrays;

22

- 7a -

(c) a first common data line for receiving data of a memory cell in the memory cell column selected by said first selection means from said first memory array;

(d) a second common data line for receiving data
5 of a memory cell in the memory cell column selected by said first selection means from said second memory array;

(e) a spare memory comprising at least one memory cell column formed with a plurality of memory cells, and providing data of a memory cell in said spare memory to
10 said spare memory to said first common data line in response to a predetermined selection signal;

(f) first amplifier means coupled to said first common data line, and operating in response to the selection of a memory cell from said first memory array so that
15 data on said first common data line is amplified by said first amplifier means;

(g) second amplifier means coupled to said second common data line, and operating in response to the selection of a memory cell from said second memory array
20 so that data on said second common data line is amplified by said second amplifier means;

(h) redundancy means receiving second address signals comprising at least said first address signals, and for generating a control signal when said second
25 address signals are address signals which select a defective memory cell column from either one of said first and second memory arrays; and

(i) control means responsive to said control signal, for generating said predetermined selection signal,
30 for inhibiting the selection of a memory cell column from said first memory array, and for generating a timing signal for operating said first amplifier means so that data of a memory cell in said spare memory instead of the defective memory cell column in either one of said first and second
35 memory arrays is amplified by said first amplifier means.

The present invention will now be described in

greater detail by way of example with reference to the accompanying drawings, wherein:

Figure 1 is a block diagram showing one preferred form of semiconductor memory device;

5 Figure 2 is a circuit diagram showing a first detailed example of a part of the embodiment shown in Figure 1;

Figure 3 is a circuit diagram showing an example of redundancy circuit;

10 Figure 4 is a circuit diagram showing an example of a change-over circuit;

Figure 5 is a circuit diagram showing an example of an address transition detector;

Figure 6 is a circuit diagram showing a second detailed example of a part of the embodiment shown in Figure 1;

Figure 7 is a circuit diagram showing a second embodiment of a semiconductor memory device;

Figure 8 is a circuit diagram showing an example of a generation circuit generating selection timing signals ϕ_{YR} ; and

Figure 9 is a block diagram showing a third embodiment of a semiconductor memory device.

Referring to Figure 1, a dynamic random access memory (RAM) constitutes the semiconductor memory device, the internal construction of which is shown wherein the input and output are applied and produced in the 8-bit unit, that is, a dynamic RAM of a bite structure.

Each block shown in the drawing is formed on one semiconductor substrate such as a silicon substrate by known semiconductor integrated circuit techniques. The main circuit blocks in the drawing are shown in a form which match with the

geometric arrangement of the blocks in a practical semiconductor integrated circuit.

In this embodiment, the memory array is divided into right and left arrays M-ARY1 and
5 M-ARY2. Each memory array consists of a plurality of memory cells arranged in the matrix form.

In each memory array M-ARY1, M-ARY2, eight complementary data line pairs form one set and a plurality of such sets are formed. Each
10 complementary data line pair is formed so as to extend in the longitudinal direction as viewed in the drawing.

In other words, this embodiment is not of such a type in which the memory
15 array is divided into eight blocks (mats) and one bit by one is selected

26

- 10 -

from each block, but one address is allotted to the eight sets of complementary data line pair adjacent one another inside the same memory array and the eight bits (eight memory cells) are selected from
5 a plurality of memory cells connected respectively to the mutually adjacent eight sets of complementary data line pairs. Each complementary data line pair is arranged transversely in the drawing.

Row system address selection lines (word lines)
10 are arranged to extend in common in the transverse direction with respect to each memory array M-ARY1, M-ARY2 and are shown sequentially arranged in the longitudinal direction in the drawing.

Each complementary data line pair is connected
15 to eight pairs of common complementary data line pairs CD1, CD2 via column switches C-SW1, C-SW2. In the drawing, the common complementary data line pair is shown formed to extend in the transverse direction. The common complementary data line pair CD1,
20 CD2 is connected to the input terminals of main amplifiers MA1, MA2, respectively.

Sense amplifiers SA1, SA2 receive a delicate read voltage across the complementary data lines and

are made operative by timing signals ϕ_{pa} . In other words, the sense amplifiers receive the read voltage, which is transmitted to the complementary data lines from the memory cells selected
5 by the output signals of a row decoder R-DCR, amplify the respective potentials of the complementary data line pairs and bring them to the high/low levels.

A row address buffer R-ADB receives an m-bit
10 address signal RAD from the external terminal, generates internal complementary address signals a₀ through a_{m-1} and delivers them to the row address decoder R-DCR.

The row address decoder R-DCR selects one word
15 line in accordance with the address signals a₀ through a_{m-1} in synchronism with the word line selection timing signal ϕ_x .

A column address buffer C-ADB receives an n-bit address signal CAD from the external terminal, gener-
20 ates internal complementary address signals a₀ through a_{n-1} and delivers them to the column address decoder C-DCR.

To select eight complementary data line pairs in accordance with the addresses a₀ through a_{n-1} described
25 above, the column address decoder C-DCR decodes the

address signals a0 through an-1 and generates selecting signals on the basis of the resulting decoded signals and the data line selecting timing signals ϕy . The selecting signal is formed by the
5 substantial logical product of the decoded signal and the timing signal ϕy .

The internal complementary address signals a0 to am-1 (a0 to an-1) consist of the internal address signals a0 through am-1 (a0 to an-1)
10 having the same phase as the address signals RAD (CAD) and the internal address signals $\bar{a}$ 0 through $\bar{a}$ m-1 ($\bar{a}$ 0 to $\bar{a}$ n-1) whose phase is inverted with respect to the former.

The column switches C-SW1 and C-SW2 receive the
15 selecting signals described above and connect the eight complementary data line pairs determined by the internal complementary address signals a0 to an-1 to the corresponding eight common complementary data pairs.

20 Among a plurality of sets each formed by the eight complementary data line pairs, only the set determined by the internal complementary address signals a0 to an-1 is selected by the column switch and the eight complementary data line pairs

forming that set are connected to the corresponding common complementary data line pairs.

Though not particularly limitative, the internal complementary address signal $\underline{a_{n-1}}$ of the highest order among a plurality of internal complementary address signals $\underline{a_0}$ to $\underline{a_{n-1}}$ is the address signal which decides whether the memory cells from the memory array M-ARY1 on the left side are to be selected or the memory cells from the memory array M-ARY2 on the right side are to be selected. In other words, the internal address signal $\underline{a_{n-1}}$ of the highest order is the address signal which decides whether the complementary data line pairs in the memory array M-ARY1 on the left or the complementary data line pairs in the memory array M-ARY2 on the right are to be connected to the common complementary data line pairs.

Though not particularly limitative, the complementary data line pairs in the memory array M-ARY1 on the left are connected to the common complementary data line pairs when the highest order address signal $\underline{a_{n-1}}$ is at the high level (logic "1"). When it is at the low level (logic "0"), the complementary data line pairs in the memory array M-ARY2 on the right are connected to the common complementary data line pairs.

In the drawing, the complementary data line pair

and the common complementary data line are represented by one each line to simplify the illustration.

Though not particularly limitative, the timing
5 signal ϕ_y is generated by an NOR circuit G_3 (G_4)
which receives the timing signal $\bar{\phi}_{ym}$ generated in
the later-appearing control signal generator TG and
the killer signal ϕ_{KL} generated by the later-appearing
redundancy circuit.

10 As will be explained later in detail with refer-
ence to Figure 3, the killer signal ϕ_{KL} is brought to
the high level (logic "1") when a redundancy memory
array (spare memory array) R-ARY, which is provided
in order to relieve the fail bits, is used. Accord-
15 ingly, the timing signal ϕ_y described above falls to
the low level (logic "0") irrespective of the timing
signal $\bar{\phi}_{ym}$ and the selecting signal also falls to the
low level (logic "0") irrespective of the decoded
signal described already. As a result, the comple-
20 mentary data line pair inside the memory array M-ARY
are not connected to the common complementary data
lines via the column switch.

When the memory array M-ARY is selected, on the
other hand, the killer signal ϕ_{KL} (ϕ_{KR}) falls to the
25 low level (logic "0"). Since the timing signal ϕ_{ym}

falls to the low level in this instance, the timing signal ϕ_y described above rises to the high level (logic "1") in response to the fall of the former, thus forming the selection signal in accordance with the decoded signal described above. As a result, the eight complementary data line pairs in accordance with the internal complementary address signals a_0 through a_{n-1} are connected to the corresponding common complementary data line pairs via the column switch.

An input/output circuit I/O consists of a data output buffer for read and a data input buffer for write. The output signals of one of the main amplifiers MA1 and MA2, which is made operative at the time of read, are amplified by the data output buffer and are then applied to the output terminal DA. When executing the write operation, the write data that are given to the external terminal DA are applied to the common complementary data line pairs CD1 and CD2 via the data input buffer described above. The signal route for this write operation is not shown in the drawing to simplify the illustration.

The data output buffer and the data input buffer are operated complementarily by control signals not shown, though such an arrangement is not limitative,

in particular.

The control signal generator TG generates various kinds of timing signals necessary for the memory operation upon receiving two external control signals (chip select signals) $\overline{CS}$, write enable signals $\overline{WE}$ and the output signals (change detection signals) ϕ of the address transition detector ATD which will be described next in detail.

Figure 5 is a circuit diagram showing an example of such an address transition detector provided for the column address signals CAD.

The address transition detector consists of exclusive-OR circuits EX_0 through EX_{n-1} which receive the address signals a_0 to a_{n-1} and the delay signals of the address signals formed by passing the latter through delay circuits D_0 to D_{n-1} , and an OR circuit OR1 receiving the output signals of these exclusive-OR circuits, though the construction is not limitative, in particular.

When any of the address signals change, that is, when the potentials of the address signals change, the address transition detector detects this change and generates a change detection signal of the address signal.

In the embodiment described above, an address

transition detector for the row address signals RAD, having the same construction as that of the address transition detector for the column address signals CAD is provided, though not limitative in particular. When the exclusive-OR between the output signal of the address transition detector for the column address signals CAD and that for the row address signals is obtained, the output signals ϕ of an address transition detector ATD is produced.

10 Accordingly, when any of the address signals a_0 to a_{n-1} and a_0 to a_{m-1} change, the address transition detector ATD produces the change detection signals ϕ of the address signals in response to the change.

15 In this embodiment, redundancy memory arrays R-ARY1 and R-ARY2 are provided for the memory arrays M-ARY1 and M-ARY2, respectively. There is also provided a redundancy circuit RC consisting of those address memory circuits which store the address signals for the defective data lines to which fail bits (defective memory cells) are connected or the data lines which are short-circuited, that is, the address signals (defective address signals) selecting such defective data line, and a column address comparison
20 circuit which compares the defective address signal
25

34

- 18 -

with the address signal produced from the column address buffer C-ADB and detects whether or not the stored defective address signal is applied to the dynamic RAM.

- 5 When the address signal CAD designates the defective address signal, the redundancy circuit RC detects it and produces a killer signal for inhibiting the selecting operation of the defective data lines inside the memory arrays M-ARY1 and M-ARY2.
- 10 At the same time, the redundancy circuit RC produces the defective address detection signals to a change-over circuit COC.

 Upon receiving the defective address detection signal from the redundancy circuit RC, the address
15 signal from the column address buffer C-ADB and the redundancy selection timing signal ϕ_{YR} , the change-over circuit COC produces those selection signals L and R which select the data line pair of either the redundancy memory array R-ARY1 or R-ARY2. It also
20 receives a main amplifier active signal ϕ_{ma} and when the memory array M-ARY1 on the left or the redundancy array R-ARY1 on the left is selected, the change-over circuit COC produces an active signal ϕ_{maL} for activating the main amplifier MA1 on the left. On the
25 contrary, when the memory array M-ARY2 on the right

or the redundancy array R-ARY2 on the right is selected, the change-over circuit COC produces an active signal ϕ_{maR} for activating the main amplifier MA2 on the right.

5 These redundancy circuit RC and change-over circuit COC will be described later in further detail with reference to Figures 3 and 4.

Incidentally, the selection timing signal ϕ_{YR} for redundancy is set to the high level, for example,
10 only when the redundancy memory array is used, whereby the change-over circuit COC can select the redundancy memory array. As will be described in detail with reference to Figure 8, this timing signal ϕ_{YR} is produced on the basis of the defective address detec-
15 tion signal which is the output signal of the redundancy circuit RC.

Though similar redundancy memory arrays are provided for the later-appearing word lines, they are omitted from Figure 1 for the simplification of the
20 drawing.

Figure 6 is a circuit diagram showing an example of the memory array M-ARY1, redundancy memory array R-ARY1 and its selection circuit that are shown on one side (left side) in Figure 1.

25 In the following description, an insulated gate

26

- 2 0 -

field effect transistor (hereinafter referred to as "MOSFET") is a MOSFET of an n-channel type, unless otherwise specified.

In this embodiment, eight sets of common
5 complementary data line pairs $CDL_0 - CDL_7$ and $\overline{CDL}_0 - \overline{CDL}_7$ are formed in order to enable read and write in the 8-bit unit, though the construction is not particularly limitative.

Though not limitative in particular, the redun-
10 dancy memory array R-ARY1 includes eight sets of complementary data line pairs $D_0 - D_7$ and $\overline{D}_0 - \overline{D}_7$, a plurality of word lines formed to cross the complementary data lines and connected to the row decoder R-DCR, and a plurality of memory cells arranged at
15 these points of intersection in accordance with a predetermined rule.

The memory array M-ARY1 is composed of a plu-
rality of unit memory arrays having mutually the same construction, though this arrangement is not limita-
20 tive, in particular. Each unit memory array is constituted in the same way as the redundancy memory array R-ARY1 described above, though not particularly limited thereto. In other words, one unit memory array includes eight sets of complementary data line
25 pairs, a plurality of word lines formed to cross these

complementary data line pairs and a plurality of memory cells arranged at these points of intersection in accordance with a predetermined rule.

Sense amplifiers are connected to the complementary data line pairs, respectively. In the drawing, these sense amplifiers are altogether represented by "sense amplifier AS1" for simplification.

The column switch C-SW1 consists of a plurality of unit column switches C-SWL₀ - C-SWL_n. Each unit column switch has the same construction, though this arrangement is not particularly limitative, and includes MOSFETs in the number corresponding to the number of data lines in the redundancy memory array R-ARY1 and in the unit memory array. In other words, one unit column switch in this embodiment includes 16 MOSFETs. The gates of the MOSFETs forming the unit column switch are connected in common.

The complementary data line pairs in the redundancy memory array R-ARY1 and in the unit memory arrays UMA₁ - UMA_n are connected to the corresponding common complementary data lines through the MOSFETs in the corresponding unit column switches C-SWL₀, C-SWL₁ - C-SWL_n. In the drawing, only the redundancy memory array R-ARY1 and the corresponding unit column

switch (redundancy column switch) C-SWL are shown in detail. In this embodiment, each unit memory array $UMA_1 - UMA_n$ and each unit column switch $C-SWL_1 - C-SWL_n$ have the same construction as the redundancy memory array R-ARY1 and the redundancy column switch C-SWL₀, respectively. However, 16 MOSFETs $Q_{s1} - Q_{s16}$ forming the redundancy column switch (unit column switch) C-SWL₀ corresponding to the redundancy memory array R-ARY1 are subjected to the switch control by the output signals L from the change-over circuit COC, but 16 MOSFETs forming the unit column switch, which are provided so as to correspond to the unit memory array, are subjected to the switch control by the selection signals from the column decoder C-DCR.

15 The input terminal of the main amplifier is connected to each common complementary data line pair. Accordingly, eight main amplifiers are provided in this embodiment. These main amplifiers are altogether represented by "main amplifier MA1" for simplification.

20 The construction of the memory cell and the like in detail will be described later with reference to Figure 2.

According to the construction described above, the desired 8-bit memory cell can be selected from one 25 desired unit memory array by applying the external

address signals RAD and CAD to the dynamic RAM.

In other words, it is possible to select such a memory cell, among a plurality of memory cells connected to the word line selected by the row.

5 decoder R-DCR, which is connected to the complementary data line of the unit column switch selected by the column decoder C-DCR or by the change-over circuit. Here, the term "selection of unit column switch" means that the MOSFETs
10 forming the unit column switch are turned on by the selection signals from the column decoder C-DCR or by the output signals from the change-over circuit COC.

Though the construction on the left side of
15 Figure 1 has been described, the right side has also the same construction.

If any defective memory cell exists in the unit memory array UMA₁, for example, the unit column switch C-SWL₁ corresponding to this unit
20 memory array UMA₁ is not selected by the column decoder C-DCR₁; instead, the unit column switch C-SWL₀ or the unit column switch C-SWR₀ (not shown) arranged so as to correspond to the right redundancy memory array R-ARY2 is selected, as will be later
25 explained in detail. In other words, if any defect

10

- 24 -

exists in the memory cell or the like, selection of the unit memory array including that memory cell is no longer made. Instead, selection is changed over to the redundancy memory array R-ARY1 or R-ARY2.

5 Next, the present invention will be explained in further detail. For ease of comprehension, the memory array M-ARY1, the redundancy memory array R-ARY1 and the like are shown for only one of complementary data line pairs.

10 In Figure 2, there is shown a definite example of the memory array (including the redundancy memory array) and its selection circuit on one side (left side).

The dynamic RAM shown in the drawing has a memory
15 capacity of about 256 Kbits ($256 \times 1,024 = 262,144$ bits), though this value is not limitative in particular. Since it is of the bite construction, the address signal RAD consists of 8 bits of address signals A_0 through A_7 while the address signal CAD consists of 7
20 bits of address signals A_8 to A_{14} . The address signal a_9 is one that corresponds to the highest order address signal a_{n-1} , though it is not limitative, in particular.

A pair of rows of the memory array M-ARY1 are
25 illustrated as the representative and the input and

output nodes of the memory cell consisting of switches MOSFETs Q15 to Q19 and an MOS capacitance are connected to a pair of complementary data line pair $D, \bar{D}$ with predetermined regularity as shown in the drawing.

As represented by a MOSFET Q14, the precharge circuit PC1 consists of a switch MOSFET interposed between the complementary data line pairs $D, \bar{D}$.

The sense amplifier SA consists of a CMOS (complementary type MOS) latch circuit which in turn consists of p-channel MOSFETs Q7, Q9 and n-channel MOSFETs Q6, Q8 as the representative and its pair of input and output nodes are connected to the complementary data line pairs $D, \bar{D}$ described above. A power source voltage V_{CC} is applied to the latch circuit through parallel p-channel MOSFETs Q12, Q13, though not particularly limitative, and an earth potential V_{SS} of the circuit is also applied through parallel n-channel MOSFETs Q10, Q11. These power switches MOSFETs Q10, Q11 and Q12, Q13 are used in common for the sense amplifiers SA arranged for the similar rows.

Complementary timing signals $\phi_{pal}, \bar{\phi}_{pal}$ for activating the sense amplifiers SA are applied to the gates of MOSFETs Q10, Q12 and complementary timing

(42)

- 26 -

signals ϕ_{pa2} , $\bar{\phi}_{pa2}$ more delayed than the timing signals ϕ_{pa1} , $\bar{\phi}_{pa1}$ are applied to the MOSFETs Q11, Q13. This arrangement is employed in order to limit the current by MOSFETs Q10, Q12 having a relatively low conductance and thus to prevent the drop of the level of the data lines when the sense amplifiers are operated by the delicate read voltage from the memory cells. After the potential difference between the complementary data lines is expanded by the amplifying operation of the sense amplifiers SA, MOSFETs Q11, Q13 having a relatively large conductance are turned on to speed up their amplifying operation. Thus, the high speed read operation is carried out while preventing the drop of the high level of the complementary data lines by dividing the amplifying operation of the sense amplifiers into two stages.

Only one circuit portion (for four word lines) of the row decoder R-DCR is shown as the representative. For example, the word line selecting signal for the four word lines is generated by an NAND circuit of a CMOS type consisting of n-channel MOSFETs Q32 - Q36 receiving the address signals $\bar{a}2$ - $\bar{a}6$ and p-channel MOSFETs Q37 - Q41.

The output of this NAND circuit is inverted by

a CMOS inverter IV1 and is then transmitted to the gates of MOSFETs $Q_{24} - Q_{27}$ through MOSFETs $Q_{28} - Q_{31}$.

Four kinds of word line selection timing signals ϕ_{x00} to ϕ_{x11} consisting of the combination of the decoded signals obtained by decoding the address signals a_0, a_1 and the word line selecting timing signals ϕ_x are transmitted to each word line through MOSFETs $Q_{24} - Q_{27}$ described above.

To fix the word lines to earth potential at the time of non-selection, MOSFETs $Q_{20} - Q_{23}$ are provided between each word line and the earth potential terminal of the circuit and the output signal of the NAD circuit is applied to their gates.

Resetting MOSFETs $Q_0 - Q_5$ are provided for each word line. When reset signals ϕ_{pw} are applied, these resetting MOSFETs are turned on and the potential of the selected word line is reset to earth potential of the circuit which is the non-selection potential with respect to the memory cells.

As represented by MOSFETs Q_{42} and Q_{43} , the column switch C-SW selectively couples the complementary data lines $D, \bar{D}$ to the common complementary

42

- 28 -

data lines CD , $\overline{CD}$. The selection signal from the column decoder C-DCR is applied to the gates of these MOSFETs Q_{42} , Q_{43} .

A precharge MOSFET Q_{44} similar to MOSFET Q_{14} described above is interposed between the common complementary data lines CD and $\overline{CD}$. A pair of input and output nodes of the main amplifier MA, having the same circuit construction as the sense amplifier SA, are connected to these common complementary data lines CD , $\overline{CD}$. The input-output circuit I/O consists of the data input buffer DIB and a data output buffer DOB. These input and output buffers are operated complementarily by the timing signals ϕ_{rw} , $\overline{\phi_{rw}}$, though this arrangement is not particularly
15 limitative.

As the redundancy memory array in this embodiment, two word lines (R-ARY1') for the spare row and eight pairs of complementary data line pairs (R-ARY1) for the spare column are provided, though this is not particularly limitative. MOSFETs $Q_{47} - Q_{50}$ are provided to select these two word lines and MOSFETs Q_{45} and Q_{46} are provided to select a pair of complementary data line pair as the representative pair of the eight sets of the complementary data line pairs
25 described above.

The memory array (including redundancy memory array) M-ARY2 and its selection circuit on the other side (right side) are constructed in the same way as described above.

5 In this embodiment, two sets (RC1, RC2) of the redundancy circuits are provided for the spare columns, though not particularly limitative. The change-over circuit COC is provided in order to select either the redundancy memory array R-ARY1 or
10 R-ARY2 in accordance with the defective address detection signals A_{CL} , AC_R from these two redundancy circuits RC1, RC2. The change-over circuit COC generates those timing signals ϕ_{maL} , ϕ_{maR} which makes the main amplifier MA1 or MA2 selectively
15 operative, the main amplifier corresponding to the selection signals L or R for the redundancy memory array R-ARY1 or R-ARY2 and to the redundancy memory array R-ARY1 or R-ARY2 selected by the selecting signal L or R.

20 Figure 3 is a circuit diagram showing an example of the redundancy circuit described above.

 Though not limitative, one set of the redundancy circuits consists of memory circuits, in the number corresponding to the bit number of address signals,
25 into which the defective address signals are written,

45

- 30 -

address comparison circuits in the same number and one enable circuit.

In the drawing, one memory circuit for storing one defective address signal, one address comparison
5 circuit and one enable circuit are illustrated.

Terminals P1 to P4 are program voltage feed terminals for writing the defecture address signals. When writing the predetermined defective address signals, a power source voltage V_{CC} is
10 applied to the terminals P1, P3 and earth potential of the circuit is applied to the terminals P2, P4.

The enable circuit consists of the following circuit elements. Load MOSFETs Q47 and driving
15 MOSFET Q48 form an inverter and the drain and gate of the load MOSFET Q47 are connected to the terminal P3. The output node of this inverter is connected to the gate of a driving MOSFET Q49 for blowing a fuse F1. The fuse F1 is interposed between the drain
20 of this MOSFET Q49 and the terminal P1 and its source is connected to the terminal P2. The gate of MOSFET Q48 is connected to the terminal P4. A resistor R2 is interposed between the terminal P4 and the power voltage V_{CC} . The fuse F1 is made of polysilicon,
25 though it is not particularly limited thereto. When

the predetermined defective address signals are written, the power voltage V_{cc} is applied to the terminals P1, P3 and earth potential of the circuit is applied to the terminals P2, P4.

5 Accordingly, the driving MOSFET Q49 is turned on, a current flows through the fuse F1 and the fuse is blown.

The following COMS inverter and latch circuits are provided in order to judge whether or not the
10 fuse F1 has blown.

One of the CMOS NAND gates consists of p-channel MOSFETs Q53, Q54 and n-channel MOSFETs Q55, Q56 while the other consists of p-channel MOSFETs Q57, Q58 and n-channel MOSFETs Q59, Q60. The output node of one
15 of the NAND gates is connected to the input node of the other and vice versa, thereby forming a latch circuit.

In other words, the output node of one of the NAND gates is connected to the input node of the
20 other and the output node of the other is connected to the input node of one of the NAND gates, forming the latch circuit.

The output signals taken out from the drain of the MOSFET Q49 described above are transmitted to the
25 input node of the CMOS inverter consisting of

(47)

- 32 -

a p-channel MOSFET Q51 and an n-channel MOSFET Q52 and to the gates of MOSFETs Q53 and Q55 as the other input node of one of the NAND gates that form the latch circuit described above.

5 The output signals of the CMOS inverter are applied to the gates of MOSFETs Q58, Q60 as the other input node of the other NAND gate forming the latch circuit and to the gate of MOSFET Q50 which is juxtaposed in parallel with the driving
10 MOSFET Q49.

An enable signal is produced when the output signal of the other NAND gate is passed through the CMOS inverter consisting of a p-channel MOSFET Q61 and an n-channel MOSFET Q62. In other words,
15 the enable signal ϕ_k is formed by inverting the output signal of the other NAND gate.

In the same way as the enable circuit described above, the memory circuit into which the defective address signals are written includes an inverter
20 which in turn consists of MOSFETs Q63, Q64, a fuse F2 and a driving MOSFET Q65. The memory circuit further includes an MOSFET Q66 which is arranged in parallel with the driving MOSFET Q65 in order to receive the internal address signal (e.g., the
25 internal address signal a_g in the drawing) to enable

writing of the defective address signals.

When writing the predetermined defective address signals, the power voltage V_{cc} is applied to the terminals P1, P3 and earth potential
5 of the circuit, to the terminals P2, P4.

Next, writing operation of the internal address signals for designating the defective data lines, that

limitative, for the defective address signals,
10 will be explained.

N-bit (7-bit in this embodiment) internal address signals are necessary in order to select a unit memory array including the defective data line pairs from a plurality of unit memory arrays.
15 These internal address signals are written as the defective address signals into the memory circuit described above. To facilitate understanding, only the internal address signal a_8 among the internal address signals designating the unit memory array
20 including the defective data line pairs, that is, defective address signal a_8 , will be explained but this holds true also of the other defective address signals.

Among the defective address signals designating
25 the unit memory array including the defective data

line pair, if the defective address signal a_8 is at the high level, the MOSFET Q66 is turned on in response to the high level while the driving MOSFET Q65 is turned off. Accordingly, the
5 current does not flow through the fuse F2 and the latter is not blown. Among the defective address signals designating the unit memory array including the defective data line pair, when the defective address signal a_8 is at the low level,
10 on the other hand, the MOSFET Q66 described above is turned off and the driving MOSFET Q65 is turned on in response to the low level. Accordingly, the current flows through the fuse F2 and blows the same. In this manner, write to the fuse F2 is
15 effected in accordance with the potential of the defective address signal a_8 .

CMOS interter and latch circuit analogous to the enable circuit described above are provided in order to judge whether or not the fuse F2 has blown.
20 The CMOS inverter consists of a p-channel MOSFET Q68 and an n-channel MOSFET Q69 and the CMOS latch circuit consists of p-channel MOSFETs Q70, Q71 and Q74, Q75 and n-channel MOSFETs Q72, Q73 and Q76, Q77.

An address comparison circuit consists of p-
25 channel MOSFETs Q78, Q79 and p-channel MOSFETs Q80,

50

- 35 -

Q81 that are connected to the former Q78, Q79 in series, p-channel MOSFETs Q82, Q83 and n-channel MOSFETs Q84, Q85 that are connected to the former Q82, Q83 in series and a CMOS inverter IV2.

5 The internal address signal a8 is applied to the gates of the MOSFETs Q79, Q80 described above and the inverted signal of a8, which is formed by inverting a8 by the inverter IV2, is applied to the gates of the corresponding MOSFETs Q83, Q84.

10 The defective address signals a8 and $\overline{a8}$ latched by the CMOS latch circuit are applied to the p-channel MOSFETs and the n-channel MOSFETs in the cross arrangement such as MOSFETs Q78, Q85 and MOSFETs Q81, Q82.

15 It will be now assumed that the internal address signal a8 of the high level (logic "1") is stored as the defective address signal in the memory circuit; the fuse F2 is not blown in this instance, so that the output signal a8 of the COMS latch circuit is at the
20 high level while $\overline{a8}$ is at the low level. Accordingly, the n-channel MOSFET Q85 and the p-channel MOSFET Q82 are turned on.

When the external address signals CAD ($A_8 - A_{14}$) which bring the internal address signal a8 to the low
25 level are applied to the dynamic RAM so as to write

or read the data, the p-channel MOSFET Q79 is turned on by the low level internal address signal a8, and the n-channel MOSFET Q84 is turned on by the low level internal address
5 signal $\overline{a8}$ which is formed by inverting the phase of a8 by the inverter IV2.

In this manner, when the defective address signal written into the memory circuit does not coincide with the internal address signal applied
10 to the address comparison circuit by memory access, the potential of the coincidence signal ac8 from the address comparison circuit is brought to low level (logic "0") by the n-channel MOSFETs Q84, Q85.

When the external address signals CAD ($A_8 - A_{14}$)
15 which bring the internal address signal a_8 to the high level so as to write or read the data are applied to the dynamic RAM, on the other hand, the n-channel MOSFET Q80 is turned on in response to the high level of the internal address signal a8, and p-channel
20 MOSFET Q83 is turned on by the signal $\overline{a8}$ which is formed by inverting the phase of the internal address signal a8 by the inverter IV2.

When the defective address signal written into the memory circuit in advance thus coincides with the
25 internal address signal applied to the address

52

comparison circuit by memory access, the coincidence signal ac_8 produced from the address comparison circuit is brought to the high level (logic "1") by the p-channel MOSFETs Q82 and Q83 that are turned on.

5 Coincidence signals $ac_8 - ac_{14}$ ($ac_0 - ac_{n-1}$) from a plurality of address comparison circuits contained in one redundancy circuit and the enable signals ϕ_k from the enable circuits contained in the address comparison circuits are applied to an
10 AND circuit not shown, and this AND circuit produces the defective address detection signal ACL (ACR). Thus, the detection signal ACL (ACR) of the high level (logic "1") is produced when the high level (logic "1") coincidence signals $ac_8 - ac_{14}$ are
15 produced from a plurality of address comparison circuits and moreover, when the enable signal ϕ_k of the high level (logic "1") is also produced from the enable circuit. If any one of the coincidence signals $ac_8 - ac_{14}$ and the enable signals ϕ_k is at the low
20 level (logic "0"), on the other hand, the redundancy circuit produces the low level (logic "0") detection signal ACL (ACR). In other words, when the external address signals CAD applied to the dynamic RAM designate the unit memory array containing the defective
25 data line pair, the redundancy circuit produces the

53

- 38 -

detection signal ACL (or ACR) of the logic "1" and when the external address signals CAD designate the unit memory array not containing the defective data line pair, the redundancy circuit produces the
5 detection signal ACL (or ACR) of the logic "0".

Though not limitative, the detection signal ACL (ACR) is also applied to the NOR gate G_4 (G_3) shown in Figure 1 as the killer signal for inhibiting the selection of the unit memory array having defect.

10 As described above, when the address signals selecting the defective data line pair are applied to the dynamic RAM, the detection signal ACL ($\bar{A}CR$) changes to the high level (logic "1") so that the NOR gate G_4 (G_3) is closed. Accordingly, the timing signal
15 $\bar{\phi}_{ym}$ is no longer applied as the timing signal ϕ_y to the column decoder C-DCR1 (C-DCR2). As a result, the column address decoder C-DCR1 (C-DCR2) no longer produces such a selection signal, that connects the complementary data line pair to the common comple-
20 mentary data line pair, to the column switch C-SW1 (C-SW2).

The enable circuit described above is provided in order to prevent the redundancy memory arrays from being selected undesirably. For, such internal
25 address signals exist for which all the coincidence

signals $ac_8 - ac_{14}$ become to the high level (logic "1") even if no defective data line pair exist. Unless this enable circuit is provided therefore, the redundancy memory arrays will be
5 undesirably selected. When the address signals are written into the memory circuit, the enable circuit automatically produces the enable signal of the high level (logic "1") and the enable signal of the low level (logic "0") when writing
10 is not effected. For this reason, AND operation is effected between the coincidence signals $ac_8 - ac_{14}$ and the enable signal and selection and non-selection of the redundancy memory arrays are effected on the basis of the resulting detection signals. Thus,
15 it is possible to prevent the redundancy memory arrays from being selected undesirably.

The other redundancy circuit consists in the same way as the redundancy circuit described above.

Figure 4 is a circuit diagram showing an example
20 of the change-over circuit G.

Is applied to the NOR gate G1 are the internal address signals determining which memory cells are to be selected from either one of the memory arrays M-ARY1 and M-ARY2 among a plurality of internal
25 address signals applied to the column address decoder,

- 40 -

that is, the internal address signal a_9 in this embodiment (a_{n-1} in the embodiment shown in Figure 1), though not limitative, and the detection signal ACL from the redundancy circuit RC1
5 provided for the left redundancy memory array R-ARY1. The output of this NOR gate G1 and the detection signal ACR from the redundancy circuit RC2 provided for the right redundancy memory array R-ARY2 are applied to the NOR gate G2. The output
10 signal of this NOR gate G2 is used as a change-over control signal for a multiplexor.

The multiplexor alternatively delivers the selection timing signal ϕ_{YR} as the selection signal L or R on the basis of the output signal of the NOR
15 gate G2. The selection signal L is applied to the unit (redundancy) column switch provided for the left redundancy memory array R-ARY1 while the selection signal R is applied to the unit (redundancy) column switch provided for the right redundancy
20 memory array R-ARY2. The right and left redundancy memory arrays R-ARY1 and R-ARY2 are selectively selected by these selection signals L and R.

When the output signal of the NOR gate G2 is at the high level (logic "1"), the multiplexor is
25 arranged to produce the timing signal ϕ_{YR} as the

selection signal L, though this arrangement is not particularly limitative. When the output signal of the NOR gate G2 is at the low level (logic "0"), on the contrary, the multiplexor is arranged to
5 produce the timing signal ϕ_{YR} as the selection signal R.

In this embodiment, when the address signal a_9 (a_{n-1}) is at the high level (logic "1"), the memory cells are selected from the left memory array M-ARY1
10 and when the address signal a_9 (a_{n-1}) is at the low level (logic "0"), they are selected from the right memory array M-ARY2, though the arrangement is not particularly limitative, either.

As shown in Figure 8, the selection timing
15 signal ϕ_{YR} is formed by the OR circuit OR2 which receives the detection signals ACL and ACR. Only when the external address signal which selects the defective data line pair is applied to the dynamic RAM, these detection signals are formed by the
20 redundancy circuits; hence, the timing signal generation circuit ϕ_{YR} consisting of this OR circuit forms the timing signal ϕ_{YR} only when the address signals which select the defective data line pair are applied to the dynamic RAM. Thus, selection of the redundancy
25 memory array at an undesirable time can be prevented.

57

A multiplexor analogous to the multiplexor MPX described above forms the operation timing signals ϕ_{maL} , ϕ_{maR} for the main amplifiers MA1, MA2 (not shown).

5 In other words, when the output signal of the NOR gate G2 described above is at the high level, this multiplexor produces the timing signal ϕ_{ma} for activating the main amplifiers as the operation timing signal for the main amplifier MA1 provided
10 on the left. When the output signal of the NOR gate G2 is at the low level, on the other hand, the multiplexor produces the timing signal ϕ_{ma} as the operation timing signal ϕ_{maR} for the main amplifier MA2 disposed on the right.

15 In order to enhance the read operation speed, the main amplifier MA1 (MA2) in this embodiment is arranged to operate over the two stages in the same way as the sense amplifier described earlier, though the arrangement is not particularly limitative.

20 Accordingly, when the operation timing signal ϕ_{maL} (ϕ_{maR}) is produced, a timing generation circuit, not shown, produces a timing signal ϕ_{maL1} (ϕ_{maR1}) corresponding to the timing signal ϕ_{pal} for the sense amplifier, a timing signal $\overline{\phi_{maL1}}$ ($\overline{\phi_{maR1}}$) as the phase
25 inverted signal of the former, a timing signal

ϕ_{maL2} (ϕ_{maR2}) corresponding to the timing signal ϕ_{pa2} to the sense amplifier and a timing signal $\overline{\phi_{maL2}}$ ($\overline{\phi_{maR2}}$) as the phase inverted signal of the former, on the basis of the operation timing signal ϕ_{maL} (ϕ_{maR}) described above. When the memory cells are selected from the memory array M-ARY1 or redundancy memory array R-ARY1 provided on the left, therefore, the main amplifier MA1 on the left is operated and when the memory cells are selected from the memory array M-ARY2 or redundancy memory array R-ARY2 disposed on the right, the main amplifier MA2 on the right is operated.

Next, the operation of this embodiment will be described.

When the memory array M-ARY1 on the left contain the defective data line pair and the internal address signals designating this defective data line pair are stored in advance in the memory circuits of the redundancy circuit RC1 provided for the memory array M-ARY1 on the left, the redundancy circuit RC1 produces the high level (logic "1") detection signal ACL when the external address signals selecting such a defective data line pair are applied to the dynamic RAM. In this case, the external address is such an address signal that selects the memory cells from the

memory array M-ARY1 on the left and hence, the internal address signal a_9 is at the high level (logic "1"). Since the redundancy circuit RC2 produces the low level (logic "0") detection signal ACR, the output signal of the NOR gate G2 changes to the high level, so that the multiplexor MPX applies the selection signal L to the unit column switch C-SW_{Lo} provided for the left redundancy memory array R-ARY1. In other words, the timing signal ϕ_{yR} is applied to the unit column switch C-SW_{Lo}. As a result, the defective data line pair in the memory array M-ARY1 on the left is changed over to the spare (redundancy) data line pair provided likewise on the left. This means that the spare data line pair provided on the left is selected instead of the data line pair in the memory array M-ARY1 on the left.

If the defective data line pair is contained in the memory array M-ARY2 on the right and the internal address signals designating this defective data line pair are stored in advance in the memory circuits of the redundancy circuit RC2 provided for the memory array M-ARY2 on the right, the redundancy circuit RC2 produces the high level (logic "1") detection signal ACR when the external address signals

that select such a defective data line pair are applied to the dynamic RAM. In this case, the external address signals are those address signals which select the memory cells from the memory array M-ARY2 on the right, so that the internal address signal a_9 is the low level (logic "0") signal. The redundancy circuit RC1 produces the low level detection signal ACL. Accordingly, the NOR gate G1 forms the high level (logic "1") output signal, and the output signal of the NOR gate G2 becomes a low level signal a (logic "0"). In response thereto, the multiplexor MPX delivers the selection signal R to the unit column switch C-SWR₀ provided for the redundancy memory array R-ARY2 on the right. In other words, the selection timing signal ϕ_{yR} is applied to the unit column switch C-SWR₀. As a result, the spare data line pair on the right is selected instead of the defective data line pair in the memory array M-ARY2 on the right.

Next, it will be assumed that the memory array M-ARY2 on the right contains the defective data line pair and this defective data line pair is stored in advance in the memory circuits of the redundancy circuit RC1 provided for the memory array M-ARY1 for the left. If the external address signals selecting

(61)

- 46 -

such a defective data line pair are applied to the dynamic RAM in this case, the redundancy circuit RC1 produces the high level detection signal ACL when the external address signals selecting such a defective data line pair are applied to the dynamic RAM. Since the external address signals in this case are those address signals which select the memory cells from the memory array M-ARY on the right, the internal address signal a_9 is at the low level. Accordingly, the NOR gate G1 produces the low level output signal. The redundancy circuit RC2 produces the low level (logic "1") detection signal ACR. Accordingly, the output signal of the NOR gate G2 is at the high level and the multiplexor MPX delivers the selection signal L (selection timing signal ϕ_{YR}) to the unit column switch C-SWL₀ provided for the redundancy memory array R-ARY1 on the left in response thereto. As a result, the defective data line pair in the memory array M-ARY2 provided on the right is changed over to the spare data line pair disposed on the left. In other words, the spare data line pair provided on the left is selected in place of the defective data line pair provided on the right.

If the memory array M-ARY1 on the left contains the defective data line pair and the internal address

signals designating this defective data line pair are stored in advance in the memory circuits of the redundancy circuit RC2 provided for the memory array M-ARY2 on the right, the redundancy circuit

5 RC2 produces the high level detection signal ACR when the external address signals selecting such a defective data line pair are applied to the dynamic RAM. In this case, since the external address signals are those address signals which

10 select the memory cells from the memory array M-ARY1 on the left, the internal address signal a_9 is at the high level (logic "1"). The redundancy circuit RC1 produces the low level (logic "0") detection signal ACL. Accordingly, the output signal of the

15 NOR gate G1 becomes the low level (logic "0") signal while the output signal of the NOR gate G2 becomes also the low level signal. Hence, the multiplexor. MPX delivers the selection signal R (selection timing signal ϕ_{yR}) to the unit column switch C-SWR₀ provided

20 for the redundancy memory array R-ARY2 on the right. As a result, the defective data line pair in the memory array M-ARY1 provided on the left is changed over to the spare data line pair provided on the right. In other words, the spare data line pair

25 provided on the left is selected instead of the

defective data line pair provided on the right.

In this manner, the right and left redundancy memory arrays R-ARY1, R-ARY2 can be selected freely by these two redundancy circuits.

5 For the reason noted above, the right and left spare data lines can be selected in place of the two data lines even if such two fail data lines are contained in the same memory array M-ARY1 or M-ARY2. Thus, it becomes possible to effectively use the
10 spare data lines and to enhance the relief ratio of the fail bits.

In other words, even if two memory arrays having the defect exist in the same memory array, it is possible to relieve the defect by allotting them one
15 by one to the right and left redundancy memory arrays. In this manner, the relief ratio of the fail bits can be enhanced and the yield of products can be drastically improved.

When the defective address signals are not stored
20 in the memory circuits of the redundancy circuits RC1 and RC2, the low level detection signals ACL and ACR are produced from these circuits, respectively. Accordingly, the NOR gate G2 produces the output signal in accordance with the address signals a_9 (a_{n-1})
25 at that time. Accordingly, when the address signals

CAD selecting the memory cells from the memory array M-ARY1 on the right are applied to the dynamic RAM during the read operation, the change-over circuit COC produces the operation timing signals ϕ_{maL1} , $\overline{\phi_{maL1}}$, ϕ_{maL2} , $\overline{\phi_{maL2}}$ to the main amplifier MA1 on the left and when the address signals CAD selecting the memory cells from the memory array M-ARY2 on the right are applied to the dynamic RA, the change-over circuit COC produces the operation timing signals ϕ_{maR1} , $\overline{\phi_{maR1}}$, ϕ_{maR2} , $\overline{\phi_{maR2}}$ to the main amplifiers MA2 on the right. In other words, the main amplifiers MA1 and MA2 are selectively operated in this case, too.

In this embodiment, change-over to the redundancy memory arrays can be effected using the fuse means so that the test efficiency and cost can be reduced. Since a plurality of mutually adjacent word lines are selected by the address decoder circuit consisting of one logic gate circuit, it is not necessary to divide into two stages the arrangement gap (pitch) in the transverse direction having a relatively large area for forming the address decoder circuit but it is possible to match this pitch with the arrangement pitch of a plurality of word lines. Hence, the occurrence

65

of useless void portions inside the chip can be prevented.

The memory arrays in this embodiment merely short-circuit the complementary data line pairs (common complementary data line pairs) so as to precharge the complementary data lines (common complementary data lines) to the intermediate level of approximately the half of V_{cc} ($V_{cc}/2$). In comparison with the type in which precharge is effected from 0 volt to the V_{cc} level, therefore, the level change is smaller in this embodiment and the gate voltage of the precharge MOSFET can be sufficiently turned on even by use of the ordinary logic level (V_{cc}) under the non-saturated state. Hence, the speed of the precharge operation is increased with reduced power consumption.

Since the precharge level is set to the intermediate level of approximately the half of V_{cc} as described above, the gate voltage (word line selection voltage) of the switch MOSFET of the memory cell can be sufficiently turned on under the non-saturated state even by use of the ordinary logic level (V_{cc}) at the time of read of the memory cells, full charge read of data storage capacitors can be made without using the boot strap voltage that has

been necessary in the conventional dynamic type RAM.

The precharge level of one of the data lines for which the memory cells are not selected is used as the read reference voltage and hence, dummy cells that have been necessary for the conventional dynamic type RAM to generate the read reference voltage are not necessary in this embodiment.

Figure 7 is a circuit diagram of the logic circuit in accordance with another embodiment of the present invention.

The column switches and column address decoders that will be described have the same construction as those of the embodiment shown in Figure 1, though they are not limitative, in particular.

In the drawing, C-SW1 and C-SW2 represent the column switches which include redundancy column switches C-SWL₀ and C-SWR₀ for the redundancy memory arrays, respectively. Though not shown in the drawing, the redundancy column switch C-SW1 (C-SW₂) and the redundancy column switch C-SWL₀ (C-SWR₀) inside the former are column switches for the memory array and redundancy memory arrays shown on the right side (left side) of Figure 1.

Though not shown in the drawing, the address

decoder R-DCR is interposed between the memory arrays in the same way as in Figure 1. Common word lines are formed for the two memory arrays and two redundancy memory arrays described above in such a manner that the selection signals from the address decoder R-DCR are supplied to these word lines. The main circuit blocks in the drawing are illustrated in match with the geometric arrangement in the practical semiconductor integrated circuit in the same way as in Figure 1.

Among the column switches C-SW1 (C-SW2), the rest of column switches other than the redundancy column switch C-SW_{L0} (C-SW_{R0}) are controlled by the selection signals from the corresponding column address decoder C-DCR1 (C-DCR2). Thus, the column switches connect eight sets of complementary data line pairs among a plurality of complementary data line pairs formed in the memory arrays to the corresponding eight sets of common complementary data line pairs.

The column address decoder C-DCR1 (C-DCR2) receives the complementary internal address signals $\bar{a}_0 - \bar{a}_{n-1}$ and the selection signal LL (RR) from the later-appearing change-over circuit COC and forms the selection signals to the column switches in

accordance with the complementary internal address signals and the selection signal LL (RR). In other words, the column address decoder decodes the complementary internal address signal and the selection signal LL (RR) and forms the selection signals to the column switches. The operation of the column address decoder C-DCR1 (C-DCR2) is controlled by the timing signal ϕ_y that is formed on the basis of the selection timing signal $\bar{\phi}_{ym}$ and the killer signal ϕ_{KL} (ϕ_{KR}) though not limited thereto.

C-ADB represents a column address buffer, which receives the external address signals, forms the complementary internal address signals $a_0 - a_{n-2}$ as well as the internal address signal a_{n-1} and delivers the complementary address signals $a_0 - a_{n-2}$ to the column address decoders C-DCR1 and C-DCR2.

The internal address signal a_{n-1} is an address signal which decides whether the memory cells are selected from the memory array on the left or on the right. In this embodiment, the internal address signal a_{n-1} is the highest order address signal. When it is at the high level (logic "1"), for example, the memory cells are selected from the memory array on the left and when it is at the low

69

- 54 -

level (logic "0"), on the contrary, the memory cells are selected from the memory array on the right.

The change-over circuit COC consists of NOR gates G_1 , G_2 , AND gates $A_1 - A_4$ and an inverter IV_3 .

The address signal a_{n-1} and the detection signals ACL, ACR from the redundancy circuit RC1, RC2 are applied to the NOR gates G_1 , G_2 in the same way as the NOR gates G_1 , G_2 shown in Figure 4. The AND gate A_2 receives the output signal (selection signal LL) of the NOR gate G_2 and the timing signal ϕ_{ma} for activating the main amplifier and forms the timing signal ϕ_{maL} for activating the main amplifiers MA1 connected to the common complementary data line pairs provided on the left. The AND gate G_1 receives the selection signal LL and the selection timing signals ϕ_{yR} of the redundancy memory arrays described with reference to Figure 8, for example, and forms the selection signal L for the redundancy column switch C-SWL₀ provided for the redundancy memory array on the left.

The output signal of the NOR gate G_2 is applied to the inverter IV_3 . The AND gate A_3

receives the selection signal RR formed by this inverter IV_3 and the timing signal ϕ_{ma} described above and forms the timing signal ϕ_{maR} for activating the main amplifiers MA2 connected to the common complementary data line pairs provided on the right. The AND gate G_4 receives the selection signal RR and the selection timing signal ϕ_{yR} and forms the selection signal R for the redundancy column switch C-SWR₀ provided on the redundancy memory array on the right.

According to the construction described above, it is possible to change over and use the right and left redundancy memory arrays using a relatively small number of elements. It is also possible to select the right and left memory arrays by use of the selection signals formed by the change-over circuit COC.

When the right and left redundancy memory arrays are not used, the output signals ACL and ACR of the redundancy circuits RC1, RC2 are at the low level (logic "0") as described above. The logic value of the selection signal LL as the output signal of the NOR gate G_2 is the same as the logic value of the address signal a_{n-1} which determines which of the right and left memory

arrays are to be selected. For this reason, when the logic value of the address signal a_{n-1} is "1" to select the memory array on the left, the logic value of the selection signal LL becomes also "1",
5 whereby the column address decoder C-DCR1 on the left operates. In the words, the column address decoder C-DCR1 applies the selection signals in accordance with the complementary address signals $a_0 - a_{n-2}$ to the column switch C-SW1. On the other
10 hand, when the logic value of the address signal a_{n-1} is "0" to select the memory array on the right, the logic value of the selection signal RR becomes "1" because the inverter IV_3 is provided, so that the column address decoder C-DCR2 on the
15 right operates. As a result, the column address decoder C-DCR2 produces the selection signals in accordance with the complementary address signals $a_0 - a_{n-2}$ to the column switch C-SW2 on the right. Since the logic value of the selection signal RR
20 is "0" when the column address decoder C-DCR1 on the left operates, the column address decoder C-DCR2 does not operate. This also holds true of the column address decoder C-DCR1 on the left when operated by the selection signal RR.

25 As has been explained with reference to

Figure 4, the detection signal ACL or ACR from the redundancy circuit RC1 or RC2 is at the high level (logic "1") when the external address signals that select the defective data line pairs are applied to the dynamic RAM. As a result, when the redundancy memory array on the left is selected, the output signal of the NOR gate G_2 is at the high level (logic "1") and when the redundancy memory array on the right is selected, the output signal of the NOR gate G_2 is at the low level.

On the other hand, when the detection signal ACL or ACR is at the high level (logic "1"), the selection timing signal ϕ_{yR} is at the high level, as has been explained with reference to Figure 8. Accordingly, when the selection signal LL is at the high level (logic "1") to select the redundancy memory array on the left, the output signal L of the AND gate A_1 is at the high level and the redundancy column switch C-SWL₀ provided for the redundancy memory array on the left is selected. On the other hand, when the output signal of the NOR gate G_2 is at the low level to select the redundancy memory array on the right, the selection signal RR changes to the high level because the inverter IV_3 is provided. As a result, the AND

43

- 58 -

gate A_4 forms the high level output signal R and the redundancy column switch $C-SWR_0$ provided for the redundancy memory array on the right is selected.

5 When the redundancy memory arrays are to be selected, the killer signal ϕ_{KL} (ϕ_{KR}) is produced as described earlier. Hence, the NOR gate G_4 (G_3) shown in Figure 1 is closed and the selection timing signal ϕ_y is no longer supplied to the
10 column address decoder. Accordingly, the column address decoder does not operate. When the redundancy memory arrays are not selected, both detection signals ACL and ACR are at the low level so that no selection timing signal ϕ_{yR} is formed.
15 Accordingly, the high level selection signals L , R are not applied to the redundancy column switches $C-SWL_0$, $C-SWR_0$ through the AND gates A_1 , A_4 and the redundancy memory arrays are not selected.

When the memory array on the left or the redundancy memory array on the left is selected, the
20 selection signal LL always remains at the high level (logic "1") so that the AND gate A_2 is opened and the timing signal ϕ_{ma} is applied to the main amplifiers $MA1$ on the left as the timing signal ϕ_{maL} .

25 When the memory array on the right or the redundancy

memory array on the right is selected, on the other hand, the selection signal RR remains always at the high level (logic "1") so that the AND gate A_3 is opened and the timing signal ϕ_{ma} is applied to the
5 main amplifiers MA2 on the right as the timing signal ϕ_{maR} . In other words, when the memory array on the left or the redundancy memory array on the left is selected, only the main amplifiers MA1 on the left always operate and when the memory array
10 on the right or the redundancy memory array on the right is selected, only the main amplifiers MA2 on the right always operate.

Thus, this embodiment makes it possible to change over the right and left redundancy memory
15 arrays and to select the right and left memory arrays using a relatively small number of elements.

Since this embodiment makes it possible also to selectively operate only either one of the main amplifiers that must be operated, it can reduce the
20 power consumption. Each of the right and left main amplifiers consists of eight main amplifiers as described already with reference to Figures 1 and 2.

In this embodiment, the memory circuit in which
25 the defective address signal a_{n-1} is stored and the

75

address comparison circuit for comparing the output signal of this memory circuit with the internal address signal need not be provided in the redundancy circuits RC1 and RC2.

5 Figure 9 shows another example dynamic RAM to which this invention is applied.

In the drawing, the main circuit blocks are depicted in match with the geometric arrangement in a practical semiconductor integrated circuit.

10 In the drawing, M-ARY11 through M-ARY14 shown on the left and M-ARY21 through M-ARY24 shown on the right represent memory arrays, respectively. Each of the memory arrays M-ARY13, M-ARY14 and M-ARY23, M-ARY24 includes spare (redundancy) memory
15 arrays. R-ARY1 shown on the left and R-ARY2 shown on the right are the spare memory arrays. The memory arrays M-ARY13, 14, 23 24 and the memory arrays M-ARY11, 12, 21, 22 other than the spare memory arrays have the same construction.

20 Each memory array is formed to extend in the longitudinal direction and consists of a plurality of word lines that are sequentially arranged in the transverse direction, a plurality of complementary data line pairs that are formed to extend
25 in the transverse direction and are sequentially

arranged in the longitudinal direction, and a plurality of memory cells that are arranged at the points of intersection between the word lines and the complementary data line pairs in accordance with a predetermined rule.

Each of R-DCR1 and R-DCR2 shown between the memory arrays is a row address decoder which decodes the internal complementary address signals and delivers the selection signals to the word lines.

The selection signals produced from the row decoder are applied in common to the word lines of the memory arrays that are arranged vertically with respect to the row decoder. In other words, the word lines that are formed in the vertical direction relative to the row decoder are substantially connected to one another. For example, the word lines in the memory array M-ARY11 and the word lines in the memory array M-ARY13 are substantially connected to one another.

Each of C-SW11, C-SW12 and C-SW21, C-SW22 shown between the two memory arrays is a column switch, which connects a plurality of complementary data line pairs to a plurality of common complementary data lines pairs in accordance with the selection signals from the column decoders.

77

- 62 -

In the drawing, each of C-DCR-11, C-DCR12, C-DCR21, C-DCR22 shown between pairs of column switches is a column address decoder, which receives the internal complementary address signals, the selection timing signals ϕ_y and the selection signal LL (RR) from the change-over circuit, decodes them and forms the selection signals to the column switches.

Eight common complementary data line pairs are provided for the memory array on the left and eight sets, for the memory array on the right. Each of the common complementary data line pairs is connected to the input-output node of the main amplifier. Accordingly, eight each main amplifiers are provided for each of the right and left memory arrays. In the drawing, eight main amplifiers arranged on the left are represented by MA1 for simplification and the main amplifiers on the right, by MA2. The operation of the main amplifiers on the left is controlled by the operation timing signals ϕ_{maL} and the operation of the main amplifiers on the right, by the timing signals ϕ_{maR} .

The output signals from the main amplifiers MA1 or MA2 are produced via an input-output circuit I/O having the same construction as that shown in

Figure 2.

In the memory of this embodiment, two redundancy circuits having the same construction as that of the circuits in the foregoing embodiment and a change-over circuit (not shown) having the same construction as that shown in Figure 7 are provided. In other words, there are provided the redundancy circuit RC1 for the redundancy memory array R-ARY1 on the left, the redundancy circuit RC2 provided for the redundancy memory array R-ARY2 on the right and the change-over circuit COC for receiving the detection signals ACL, ACR from these redundancy circuits RC1, RC2. As described with reference to the foregoing embodiment, the selection timing signal ϕ_{yR} , the timing signals ϕ_{ma} for activating the main amplifiers and the predetermined internal address signals a_{n-1} (a_9) are applied to the change-over circuit COC besides the detection signals ACL, ACR described above. The change-over circuit COC produces the operation timing signals ϕ_{maL} , ϕ_{maR} , the selection signals LL, RR, and the selection signals L, R.

The operation timing signals ϕ_{maL} produced from the change-over circuit are applied to the main amplifiers MA1 on the left and the operation

79

timing signals ϕ_{maR} , to the main amplifiers MA2
on the right. The selection signal LL produced
from the change-over circuit is applied to the
column decoders C-DCR11, C-DCR12 on the left and
5 the selection signal RR, to the column decoders
C-DCR21, C-DCR22 on the right. The selection
signal L produced from the change-over circuit COC
is applied to the spare (redundancy) column switch
C-SWL₀ provided for the spare memory array R-ARY1
10 on the left and the selection signal R, to the
spare (redundancy) column switch C-SWR₀ provided
for the spare memory array R-ARY2 on the right.

The dynamic RAM of this embodiment is a memory
of a bite construction having a memory capacity of
15 approximately 256 K bits. 8-bit external address
signals $A_0 - A_7$ are applied to a row address buffer
(not shown) which forms the internal complementary
address signals to be applied to the row address
decoder R-DCR. 7-bit external address signals
20 $A_8 - A_{14}$ are applied to a column address buffer
(not shown) which forms the internal complementary
address signals to be applied to the column address
decoder C-DCR.

The input-output nodes of sense amplifiers,
25 not shown, are connected to the complementary data

line pairs.

In the memory of this embodiment, the internal address signal a_9 is an address signal which decides whether the memory cells are to be selected from the memory arrays M-ARY11 to M-ARY14 on the left or from the memory arrays M-ARY21 to M-ARY24 on the right. For example, when the internal address signal a_9 is at the high level (logic "1"), the memory cells are selected from the memory array on the left and when it is at the low level (logic "0"), on the other hand, the memory cells are selected from the memory array on the right. Accordingly, this internal address signal a_9 is applied to the change-over circuit described above as the predetermined internal address signal a_{n-1} .

The internal address signal a_{14} decides whether the memory cells are selected from the memory arrays M-ARY11, 12, 21, 22 upstream of the row decoders R-DCR1, R-DCR2 or from the memory arrays M-ARY13, 14, 23, 24 downstream of the row decoders. For example, when the internal address signal a_{14} is at the high level (logic "1"), the memory cells are selected from the upstream memory arrays and when it is at the low level (logic "0"), the memory cells are selected from the downstream

(21)

memory arrays.

In this embodiment, common address is given to four sets of complementary data line pairs that are adjacent to one another in a pair of memory arrays arranged so as to interpose the column decoder between them. In other words, the common address is given to four sets of complementary data line pairs adjacent to one another in one of the memory arrays and to four sets of complementary data line pairs adjacent to one another in the other of the memory arrays. This means that a unit memory array consists of four sets of complementary data line pairs in one of the memory arrays, four sets of complementary data line pairs in the other of the memory arrays, a plurality of memory cells connected to these complementary data line pairs and a plurality of word lines connected to the memory cells. The unit memory array UMA is shown as the representative in the drawing.

The column switch consists of a plurality of unit column switches. Each unit column switch consists of 16 MOSFETs that are subjected to switch control by the selection signals from the column address decoder in such a manner as to connect eight sets complementary data lines pairs in the

unit memory array to the corresponding eight sets of common complementary data line pairs. In the drawing, the unit column switch C-SWL_n provided for the unit memory array UMA is shown as the representative.

The redundancy memory array R-ARY1 (R-ARY2) consists of four sets of complementary data line pairs that are provided on the left relative to the column decoder C-DCR12 (C-DCR22) and are adjacent to one another, a plurality of word lines arranged so as to cross the complementary data line pairs, a plurality of memory cells arranged at the points of intersection with a predetermined rule, four sets of complementary data line pairs that are provided on the right relative to the column decoder C-DCR12 (C-DCR22) and are adjacent to one another, a plurality of word lines arranged so as to cross the complementary data line pairs and a plurality of memory cells arranged at the points of intersection with a predetermined rule. In order to connect eight sets of complementary data line pairs to the corresponding eight sets of common complementary data line pairs, there is also provided a redundancy column switch C-SWL₉ (C-SWR₀) consisting of MOSFETs that are subjected to switch

control by the selection signal L (R) from the change-over circuit COC.

The explanation in detail of the memory arrays, row decoders, sense amplifiers and the like is
5 hereby omitted because they are the same as those in the foregoing embodiment.

The operation of the change-over circuit COC is substantially the same as that of the embodiment shown in Figure 7. When the defective data
10 lines are contained in the memory arrays M-ARY11 to M-ARY14 on the left (or memory arrays M-ARY21 to M-ARY24 on the right), the change-over circuit COC, if provided, makes it possible to select the spare memory array R-ARY1 on the
15 left (or the spare memory array on the right) in place of the defective data lines. When the defective data lines are contained in the memory arrays on the left (or the memory arrays on the right), the change-over circuit makes it possible to select
20 the spare memory array on the right (or the spare memory array on the left) in place of the defective data lines.

Since the length of the word lines and that of the data lines can be shortened, this embodiment
25 can accomplish the high speed operation.

The present invention is not limited to the foregoing embodiments, in particular.

The numbers of redundancy circuits and redundancy memory arrays may be two or more sets.

- 5 For instance, two redundancy memory arrays are provided for each of the right and left memory arrays. In this case, a redundancy circuit is provided for each redundancy memory array. In other words, four redundancy circuits are provided in all. Respective
- 10 change-over circuits are provided for the redundancy circuit(s) arranged for the left redundancy memory array and for the redundancy circuit(s) arranged for the right redundancy memory array. Even if four
- 15 unit memory arrays containing the defective data lines are formed in either one of the right and left memory arrays, the memory not substantially containing the defective data lines can be obtained by employing the arrangement so that two redundancy
- 20 memory arrays on the left are selected in place of the two of the four unit memory arrays containing the effective data lines and two redundancy memory arrays on the right are selected in place of the remaining two unit memory arrays.

A change-over circuit may also be provided for the redundancy memory array arranged for the row (word line), that is, the spare word lines and the redundancy circuits arranged for the word
5 lines, so as to use the redundancy memory array in common between a plurality of memory arrays in the same way as described above.

The change-over circuit COC for the redundancy memory array can be realized by the combination of
10 extremely simple logic circuits as described above.

However, the definite circuit construction of this change-over circuit is not limited to the above, in particular.

For example, it will be assumed that the posi-
15 tive logic using the logic "1" as the high level is employed in the embodiments described above; if the logic circuits G_1 , G_2 are composed of NOR gates. using a CMOS circuit in this case, the high level of the output signals are formed by a series cir-
20 cuit of p-channel MOSFETs having a relatively low driving capacity. It is therefore preferred to utilize NAND gates by use of inverted signals of each input signal. In such a case, the p-channel MOSFETs for forming the high level of the output
25 signal can be arranged in the parallel form so

that a logic circuit having a large driving capacity can be constituted by relatively small MOSFETs. This makes it possible to further reduce the size of the change-over circuit.

5 In this case, the logic of the change-over control signal applied from the logic circuit G_2 to the multiplexor is different from that of the embodiment described above. For this reason, the multiplexor MPX produces the selecting timing
10 signal ϕ_{yR} as the selection signal L when the change-over control signal is at the low level and the selection timing signal ϕ_{yR} as the selection signal R when the change-over control signal is at the high level. Alternatively, the phase-inverted
15 signal of the output signal of the logic circuit G_2 is used as the change-over control signal. The timing signals ϕ_{maL} , ϕ_{maR} for activating the main amplifiers are formed in the same way as described above.

20 The selection timing signal ϕ_{yR} may be formed on the basis of the selection timing signal ϕ_{ym} and the detection signal. That is, when the redundancy memory arrays are selected, too, the selection timing signals $\overline{\phi_{ym}}$ are formed so that
25 the selection timing signals ϕ_{yR} can be formed on

the basis of the selection timing signals $\overline{\phi}_{ym}$ and the detection signal.

The number of data lines forming the redundancy memory array may be greater than the number of data lines forming the unit memory array. For example, in the embodiment shown in Figure 1, the number of the complementary data line pairs forming the redundancy memory array may be 9 (sets). In this case, the number of MOSFETs forming the unit column switch corresponding to the redundancy memory array is 18 in accordance with the increase in the number of data lines.

The numbers of the complementary data line pairs of the unit memory array and redundancy memory array need not be eight sets, but may be 9 sets, for example. In the embodiment shown in Figure 9, for instance, the unit memory array UMA may include four sets of data line pairs formed on the right side with respect to the column decoder C-DCR11 and five sets of data line pairs formed on the left. In this case, the unit memory array to be formed below this unit memory array UMA preferably contains five sets of data line pairs formed on the right with respect to the column decoder C-DCR11 and four sets of data line

pairs formed on the right. This arrangement makes it possible to prevent the occurrence of a useless void on the chip. If the redundancy memory array is constituted in the same way as the unit memory array described above, it is very easy to include 9 sets of data line pairs. In this case, the number of MOSFETs forming the unit column switch is increased and at the same time, the numbers of complementary data line pairs and main amplifiers are also increased.

Thus, the number of data lines forming the unit memory array and redundancy memory array may be arbitrary.

The redundancy memory arrays may be provided either on the right or on the left alone. In the embodiment shown in Figure 1, for example, only the redundancy memory array is provided and only the redundancy circuit RC1 is provided as the redundancy circuit in response thereto. A steady low level signal is applied to one of the input nodes of the logic circuit G_2 forming the change-over circuit COC in place of the detection signal ACR from the redundancy circuit RC2. In this manner, the redundancy memory array described above can be selected in place of the defective data lines

89

- 74 -

in the memory array on the right or in the memory array on the left. According to this arrangement, the main amplifiers MA1, MA2 can also be operated selectively in the same way as described above and
5 the main amplifiers MA1 corresponding to the redundancy memory array R-ARY1 on the right can be operated when the memory array R-ARY1 is selected.

Besides the dynamic RAM described above, the present invention can be widely applied to ROMs
10 (read-only memory), RAMs (random access memory) and the like for reading the data or for writing/reading the data. The present invention can be applied particularly effectively to those memories for reading/writing data of a plurality of bits.

90



- 75 -

CLAIMS.

1. A semiconductor memory device including:

(a) first and second memory arrays, each having a plurality of memory cells formed along rows and columns;

(b) first selection means for selecting at least one memory cell column designated by first address signals, from said first and second memory arrays upon receiving said first address signals;

(c) second selection means for selecting memory cell rows from said first and second memory arrays;

(d) a first common data line for receiving data of a memory cell which has been selected from said first memory array by said first and second selection means;

(e) a second common data line for receiving data of a memory cell which has been selected from said second memory array by said first and second selection means;

(f) a first spare memory comprising at least one memory cell column formed with a plurality of memory cells, and providing data of a memory cell designated by said second selection means from said first spare memory to said first common data line in response to a first selection signal;

(g) a second spare memory comprising at least one memory cell column formed with a plurality of memory cells, and providing data of a memory cell designated by said second selection means from said second spare memory to said second common data line in response to a second selection signal;



91

- 76 -

(h) first amplifier means coupled to said first common data line, and operating in response to the selection of a memory cell from said first memory array so that data of the memory cell selected is amplified by
5 said first amplifier means;

(i) second amplifier means coupled to said second common data line, and operating in response to the selection of a memory cell from said second memory array so that data of the memory cell selected is amplified by
10 said second amplifier means;

(j) first redundancy means receiving second address signals including at least said first address signals, and for generating a first control signal when said second address signals are address signals which
15 select a defective memory cell column from either one of said first and second memory arrays;

(k) second redundancy means receiving said second address signals, and for generating a second control signal when said second address signals are
20 address signals which select a defective memory cell column from either one of said first and second memory arrays; and

(l) control means responsive to said first and second control signals, for generating one of said first
25 and second selection signals, for inhibiting the selection of a memory cell column from one of said first and second memory arrays, and for operating either one of said

92



- 77 -

first and second amplifier means so that data of a memory cell in either one of said first and second spare memories instead of the defective memory cell column in either one of said first and second memory arrays is amplified by the one of the first and second amplifier means which is operated.

2. A semiconductor memory device according to Claim 1, wherein said first redundancy means includes a memory circuit for storing address signals designating a defective memory column and a comparison circuit for comparing said address signals stored in said memory circuit with said second address signals, so that said first control signal is generated when said second address signals are the address signals which select said defective memory cell column, and wherein said second redundancy means includes a memory circuit for storing address signals designating defective memory cell columns and a comparison circuit for comparing said address signal stored in said memory circuit with said second address signals, so that said second control signal is generated when said second address signals are the address signals which select a defective memory cell column.

3. A semiconductor memory device according to Claim 2, wherein said control means further receives a part of the second address signals and produces said first selection signal for selecting a memory cell from said first spare memory or said second selection signal for selecting a memory cell from said second spare memory.



43

- 78 -

4. A semiconductor memory device according to Claim 3, wherein said part of said second address signals is an address signal designating the selection of a memory cell column from either one of said first and second memory arrays.

5. A semiconductor memory device according to Claim 4, further including:

(m) a timing circuit for generating a timing signal; and

10 wherein said control means comprises a logic circuit coupled to receive said first and second control signals and said part of said second address signals and to produce a change-over control signal, and a multiplexor receiving said timing signal generated by said timing circuit and said change-over control signal
15 generated by said logic circuit and producing said timing signal as said first or second selection signal in accordance with said change-over control signal.

6. A semiconductor memory device according to
20 Claim 2, wherein said first selection circuit includes a first address decoder which selects a memory cell column from said first memory array and whose operation is controlled by said control means, and a second address decoder which selects a memory cell column from
25 said second memory array and whose operation is controlled by said control means.



7. A semiconductor memory device according to Claim 2, wherein each of said memory cell rows comprise a word line and a plurality of memory cells whose control terminals are connected to said word line, each of said
5 memory cell columns comprises a data line pair and a plurality of memory cells, each of said memory cells having an output terminal connected to one of the data lines of said data line pair, and each of said first and second common data lines comprises a common data line
10 pair.

8. A semiconductor memory device according to Claim 7, further including:

(n) a first column switch circuit receiving the selection signal produced from said first selection means
15 and connecting said first common data line pair to a data line pair in said memory cell column in said first memory array selected by said selection signal produced by said first selection means;

(o) a second column switch circuit receiving the
20 selection signal produced from said first selection means and connecting said second common data line pair to a data line pair of said memory cell column in said second memory array designated by said selection signal produced from said first selection means;

25 (p) a first spare column switch circuit receiving said first selection signal produced from said control means and connecting said first common data line pair to



95

- 80 -

a data line pair of a memory cell column in said first spare memory in response to said first selection signal; and

(q) a second spare column switch circuit receiving
5 said second selection signal produced from said control means and connecting said second common data line pair to a data line pair of a memory cell column in said second spare memory in response to said second selection signal.

9. A semiconductor memory device including:

10 (a) a first memory array having a plurality of memory cells having control and input-output terminals and arranged in a matrix;

(b) a second memory array having a plurality of memory cells having control and input-output terminals
15 and arranged in a matrix;

(c) first selection means for selecting memory cell rows from said first and second memory arrays;

(d) second selection means receiving first address signals, and for selecting memory cell columns
20 designated by said first address signals from said first and second memory arrays;

(e) a plurality of first common data lines for receiving data of memory cells selected by said first and second selection means from said first memory array;

25 (f) a plurality of second common data lines for receiving data of memory cells selected by said first and second selection means from said second memory array;

96



- 81 -

(g) a first spare memory array including a plurality of memory cells arranged in a matrix, wherein a spare memory cell row is selected by said first selection means, and data of the memory cells selected are

5 transmitted to said first common data lines in response to a first selection signal;

(h) a second spare memory array including a plurality of memory cells arranged in a matrix, wherein a spare memory cell row is selected by said first selection

10 means, and data of the memory cells selected are transmitted to said second common data lines in response to a second selection signal;

(i) a plurality of first amplifier means coupled to respective ones of said first common data lines, and
15 operating in response to the selection of memory cells from said first memory array so that data of the memory cells selected are amplified by said first amplifier means;

(j) a plurality of second amplifier means coupled to respective ones of said second common data lines, and
20 operating in response to the selection of memory cells from said second memory array so that data of the memory cells selected are amplified by said second amplifier means;

(k) first redundancy means receiving second address signals including at least said first address
25 signals, and for generating a first control signal when said second address signals are address signals which select a defective memory cell column from either one of said first and second memory arrays;



97

- 82 -

(1) second redundancy means receiving said second address signals, and for generating a second control signal when said second address signals are address signals which select a defective memory cell column from either one of
5 said first and second memory arrays; and

(m) control means responsive to said first and second control signals, for generating one of said first and second selection signals, for inhibiting the selection of memory cell columns from one of said first and second
10 memory arrays, and for operating ones of said first and second amplifier means so that data of memory cells in either one of said first and second spare memory arrays instead of memory cells in either one of said first and second memory arrays are amplified by the one of the
15 first and second amplifier means which is operated.

10. A semiconductor memory device according to Claim 9, wherein said first redundancy means includes a memory circuit for storing address signals designating the defective memory cell column and a comparison circuit
20 comparing said address signals stored in said memory circuit with said second address signals, whereby said first redundancy means produces said first control signal when said address signals stored in said memory circuit and said second address signals coincide with each other,
25 and wherein said second redundancy means includes a memory circuit for storing address signals designating the defective memory cell column and a comparison circuit

99



- 83 -

comparing said address signals stored in said memory circuit with said second address signals, whereby said second redundancy means produces said second control signal when said address signals stored in said memory circuit and said second address signals coincide with each other.

11. A semiconductor memory device according to Claim 9, wherein said control means comprises a logic circuit receiving said first and second control signals and a part of said second address signals, first means receiving the change-over control signal produced from said logic circuit and for generating one of said first and second selection signals, and second means receiving said change-over control signal and for generating a first timing signal for controlling the operation of said first amplifier means and a second timing signal for controlling the operation of said second amplifier means.

12. A semiconductor memory device according to Claim 10, wherein each of said memory cell rows comprises a word line and a plurality of memory cells whose control terminals are connected to said word line, each of said memory cell columns comprises a data line pair and a plurality of memory cells, each of said memory cells having an output terminal connected to one of the data lines of said data line pair, each of said first common data lines comprises a common data line pair, and each of said second common data lines comprises a common data line pair.



99

- 84 -

13. A semiconductor memory device according to Claim 12, further including:

(n) a first switch circuit coupled between said first memory array and said first common data lines;

5 (o) a second switch circuit coupled between said second memory array and said second common data lines;

(p) a first spare switch circuit coupled between said first spare memory array and said first common data lines; and

10 (q) a second spare switch circuit coupled between said second spare memory array and said second common data lines; and

wherein said second selection means comprises a first address decoder producing selection signals to be
15 supplied to said first switch circuit, and a second address decoder producing selection signals to be supplied to said second switch circuit, and wherein the operation of said first spare switch circuit is controlled by said first selection signal, and the operation of said second spare
20 switch circuit is controlled by said second selection signal.

14. A semiconductor memory device according to Claim 13, wherein said first switch circuit connects a plurality of data line pairs to a plurality of corresponding first
25 common data line pairs to which said first amplifier means are connected, respectively, and which are designated by said selection signals produced from said first address

100



decoder, and said second switch circuit connects a plurality of data line pairs to a plurality of corresponding second common data line pairs to which said second amplifier means are connected, respectively, and which are designated by
5 said selection signals produced from said second address decoder, and wherein said first spare switch circuit connects a plurality of line pairs in said first spare memory array to a plurality of corresponding first common data line pairs, respectively, upon receiving said first
10 selection signal, and said second spare switch circuit connects a plurality of data line pairs in said second spare memory array to a plurality of corresponding second common data lines, respectively, upon receiving said second selection signal.

15 15. A semiconductor memory device according to Claim 14, wherein each of said first switch circuit, second switch circuit, first spare switch circuit and second spare switch circuit comprises switch MOSFETs interposed between respective data lines and corresponding common
20 data lines.

16. A semiconductor memory device according to Claim 13, wherein each of said memory cells comprises a capacitor and a MOSFET whose gate electrode is connected to a control terminal, one of its electrodes being connected to an
25 input-output terminal and the other being connected to said capacitor.



101

17. A semiconductor memory device according to Claim 8, wherein said first selection means comprises a first address decoder circuit for providing said selection signal to be supplied to said first column switch circuit, and a
5 second address decoder circuit for providing said selection signal to be supplied to said second column switch circuit.

18. A semiconductor memory device according to Claim 8, further including:

(r) a timing signal generating circuit; and
10 wherein said control means comprises means receiving a timing signal produced from said timing signal generating circuit and for generating a first timing signal for controlling the operation of said first amplifier means and a second timing signal for controlling
15 the operation of said second amplifier means.

19. A semiconductor memory device according to Claim 16, further including:

(r) a timing circuit; and
wherein said control means comprises means
20 receiving a timing signal produced from said timing circuit and for generating a first timing signal for controlling the operation of said first amplifier means and a second timing signal for controlling the operation of said second amplifier means.

25 20. A semiconductor memory device including:

(a) first and second memory arrays, each having a plurality of memory cells formed along rows and columns;



- 87 -

(b) first selection means for selecting at least one memory cell column indicated by first address signals from said first and second memory arrays;

(c) a first common data line for receiving data
5 of a memory cell in the memory cell column selected by said first selection means from said first memory array;

(d) a second common data line for receiving data of a memory cell in the memory cell column selected by said first selection means from said second memory array;

10 (e) a spare memory comprising at least one memory cell column formed with a plurality of memory cells, and providing data of a memory cell in said spare memory to said first common data line in response to a predetermined selection signal;

15 (f) first amplifier means coupled to said first common data line, and operating in response to the selection of a memory cell from said first memory array so that data on said first common data line is amplified by said first amplifier means;

20 (g) second amplifier means coupled to said second common data line, and operating in response to the selection of a memory cell from said second memory array so that data on said second common data line is amplified by said second amplifier means;

25 (h) redundancy means receiving second address signals comprising at least said first address signals, and for generating a control signal when said second



- 88 -

address signals are address signals which select a defective memory cell column from either one of said first and second memory arrays; and

(i) control means responsive to said control
5 signal, for generating said predetermined selection signal, for inhibiting the selection of a memory cell column from said first memory array, and for generating a timing signal for operating said first amplifier means so that data of a memory cell in said spare memory instead of the defective
10 memory cell column in either one of said first and second memory arrays is amplified by said first amplifier means.

21. A semiconductor memory device according to Claim
20, wherein each of said memory cell columns comprises a data line pair and a plurality of memory cells, each of
15 said memory cells having an output terminal coupled to one of the data lines of said data line pair, and wherein each of said first and second common data lines comprises a common data line pair.

22. A semiconductor memory device according to Claim
20 21, wherein said redundancy means comprises a memory circuit for storing address signals which indicate said defective memory cell column from either one of said first and second memory arrays, and a comparison circuit for comparing said address signals stored in said memory circuit with said
25 second address signals stored in said memory circuit with said second address signals and for generating said control signal when said second address signals are address signals which select said defective memory cell column from either one of said first and second memory arrays.

112



- 89 -

23. A semiconductor memory device constructed and arranged to operate substantially as herein described with reference to and as illustrated in the accompanying drawings.
