20030016938 27/03/03

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau

162162

(43) International Publication Date
4 April 2002 (04.04.2002)

PCT

(10) International Publication Number
WO 2002/027490 A3

(51) International Patent Classification[7]: G06F 9/48, 9/42, 9/46

(21) International Application Number: PCT/US2001/030242

(22) International Filing Date: 25 September 2001 (25.09.2001)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
09/672,289 28 September 2000 (28.09.2000) US

(71) Applicants: **INTEL CORPORATION** [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95052 (US). **ANALOG DEVICES, INC.** [US/US]; One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 (US).

(72) Inventors: **ROTH, Charles, P.**; 13305 Tichester Court, Austin, TX 78729 (US). **KOLAGOTLA, Ravi**; 11500 Jollyville Road, #1823, Austin, TX 78759 (US). **FRIDMAN, Jose**; 70 Centre Street, Apt. 5E, Brookline, MA 02446 (US).

(74) Agent: **HARRIS, Scott, C.**; Fish & Richardson P.C., Suite 500, 4350 La Jolla Village Drive, San Diego, CA 92122 (US).

(81) Designated States *(national)*: CN, JP, KR, SG.

Published:
— *with international search report*


(88) Date of publication of the international search report: 8 April 2004

(15) Information about Correction:
Previous Correction:
see PCT Gazette No. 13/2003 of 27 March 2003, Section II

[Continued on next page]

(54) Title: EVENT VECTOR TABLE OVERRIDE

ACTION



(57) Abstract: In an embodiment, a system may include a processor that handles a number of events. These events may include general purpose interrupts (GPIs) assigned to particular devices in the system. Addresses for event service routines appropriate for particular events may be stored in an event vector table (EVT). In a system with a number of devices that utilize the processor's resources, some interrupts may be overloaded, that is, assigned to more than one device. If an overloaded interrupt occurs, the processor may override the EVT entry and select and address supplied by a system controller at a set of reset vector pins.

WO 2002/027490 A3

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.