

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property
Organization
International Bureau

(43) International Publication Date
07 October 2021 (07.10.2021)



(10) International Publication Number
WO 2021/202192 A1

(51) International Patent Classification:
GIIC 5/14 (2006.01) *G06F 3/06* (2006.01)
GIIC 16/30 (2006.01)

(74) Agent: **BERGER, Mark R.**; Brooks, Cameron & Huebsch, PLLC, 1201 Marquette Avenue S, Suite 400, Minneapolis, 55403 (US).

(21) International Application Number:
PCT/US2021/023864

(81) Designated States (*unless otherwise indicated, for every kind of national protection available*): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, IT, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, WS, ZA, ZM, ZW.

(22) International Filing Date:
24 March 2021 (24.03.2021)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
16/838,205 02 April 2020 (02.04.2020) US

(71) Applicant: **MICRON TECHNOLOGY, INC.** [US/US]; Mail Stop 507, 8000 South Federal Way, P.O. Box 6, Boise, Idaho 83707-0006 (US).

(84) Designated States (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM,

(72) Inventors: **HSIEH, Ming-ta**; 8370 Savanna Oaks Lane, Woodbury, Minnesota 55125 (US). **LOFTSGAARDEN, Taylor**; 7249 Vervoort Lane, Eden Prairie, Minnesota 55346 (US).

(54) Title: BIAS CURRENT GENERATOR CIRCUITRY




Fig. 2

(57) Abstract: A supply voltage sensitivity of an output current of a bias current generator circuit is reduced. The bias current generator includes a plurality of transistors and a plurality of resistors coupled to the plurality of transistors. The supply voltage sensitivity of the output current of the bias current generator circuit is reduced by applying a second bias current generated by the bias current generator circuit to a first bias current generated by the bias current generator circuit.

[Continued on next page]

WO 2021/202192 A1

TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW,
KM, ML, MR, NE, SN, TD, TG).

Published:

— *with international search report (Art. 21(3))*