

Fig. 1




Fig. 2




Fig. 3




Fig. 4




Fig. 5A



527
523
529
522
529
522
528
522
529
522
529

Fig. 5B



527
523
529
522
529
522
528
522
529
522
529
521
521

Fig. 5C




Fig. 6




Fig. 7




Fig. 8




Fig. 9




Fig. 10



1140
1176
1174
1172
1170
1164
1162
1114
1166
1132
1134
1136
1130
1122
1116
1112
1120
1118
1153
1126
1152
1144
1146
1142

Fig. 11



1280
1286
1290
PROCESSOR
1292
1282
MEMORY CONTROLLER
MEMORY DEVICES
1284
1288
INPUT DEVICES
OUTPUT DEVICES

Fig. 12