

ABSTRACT

A driver stage of a horizontal deflection output transistor (Q2) includes a transformer (T1) having a first winding (W1) coupled to a collector of a second, driver transistor (Q1) responsive to an input signal (V_{OSC}) at a horizontal deflection frequency. A second winding (W2) of the transformer is coupled across a base-emitter junction of the output transistor and a third winding (W3) is coupled to the emitter of and in series with the output transistor. The third winding couples the emitter current to the base of the output transistor for supplying a substantial portion of the base current during the second half of trace. A feedback network (201, 202) is coupled between a trace capacitor (C_S) coupled to a horizontal deflection winding (L_H) and the collector of the driver transistor for preventing abnormal steady state operation in the output transistor.

Figure 1

