(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau

(43) International Publication Date
21 December 2007 (21.12.2007)

PCT

(10) International Publication Number
WO 2007/145695 A1

(51) International Patent Classification:
H01L 21/8238 (2006.01) *H01L 27/092* (2006.01)

(21) International Application Number:
PCT/US2007/007549

(22) International Filing Date: 29 March 2007 (29.03.2007)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
11/424,373 15 June 2006 (15.06.2006) US

(71) Applicant *(for all designated States except US)*: **ADVANCED MICRO DEVICES, INC** [US/US]; One Amd Place, Mail Stop 68, P.o. Box 3453, Sunnyvale, CA 94088-3453 (US).

(72) Inventor; and

(75) Inventor/Applicant *(for US only)*: **BESSER, Paul, R.** [US/US]; 1087 Yorktown Drive, Sunnyvale, CA 94087 (US).

(74) Agent: **DRAKE, Paul, S.**; Advanced Micro Devices, Inc, 5204 East Ben White Boulevard, Mail Stop 562, Austin, TX 78741 (US).


(81) Designated States *(unless otherwise indicated, for every kind of national protection available)*: AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States *(unless otherwise indicated, for every kind of regional protection available)*: ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, MT, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:
— *with international search report*

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: LOW CONTACT RESISTANCE CMOS CIRCUITS AND METHODS FOR THEIR FABRICATION



(57) Abstract: A low contact resistance CMOS integrated circuit [50] and method for its fabrication are provided. The CMOS integrated circuit [50] comprises a first transition metal [102] electrically coupled to the N-type circuit regions [72, 74] and a second transition metal [98] different than the first transition metal electrically coupled to the P-type circuit regions [76, 78]. A conductive barrier layer [104] overlies each of the first transition metal and the second transition metal and a plug metal [110] overlies the conductive barrier layer.

WO 2007/145695 A1