(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau

(43) International Publication Date
31 July 2003 (31.07.2003)

PCT

(10) International Publication Number
WO 2003/063214 A3

(51) International Patent Classification[7]: H01L 21/18, 33/00, 21/20

(21) International Application Number: PCT/IB2003/000424

(22) International Filing Date: 21 January 2003 (21.01.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
0200748 22 January 2002 (22.01.2002) FR

(71) Applicant *(for all designated States except US)*: **S.O.I.TEC SILICON ON INSULATOR TECHNOLOGIES** [FR/FR]; Parc Technologique des Fontaines, Chemin des Franques, F-38190 Bernin (FR).

(72) Inventors; and

(75) Inventors/Applicants *(for US only)*: **LETERTRE, Fabrice** [FR/FR]; 33 quai Jongkind, F-38000 GRENOBLE (FR). **GHYSELEN, Bruno** [FR/FR]; 58, rue Georges Maeder, F-38170 Seyssinet (FR). **RAYSSAC, Olivier** [FR/FR]; 7, chemin Chapitre, F-38100 Grenoble (FR).


(74) Agents: **MARTIN, Jean-Jacques** et al.; Cabinet Regimbeau, 20, rue de Chazelles, F-75847 Paris Cedex 17 (FR).

(81) Designated States *(national)*: AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States *(regional)*: ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: PROCESS FOR PREPARATION OF SEPARABLE SEMICONDUCTOR ASSEMBLIES, PARTICULARLY TO FORM SUBSTRATES FOR ELECTRONICS, OPTOELECTRONICS AND OPTICS



(57) Abstract: The invention propoeses processes for the preparation of an assembly (10, 12, 22, 30) based on semiconductors comprising a first layer such as a thin layer (22). A process comprises the followingsteps: form an interface layer (26) on only one (22) of the two layers, bring the layer on which the interface layer is formed and the other exposed layer into contact with each other, the interface layer (26) being chosen as a function of the material in the exposed layer to form a bonding interface that can be separated under the action of stresses applied after exposure to temperatures within a predetermined range. Application to the manufacture of substrates that can be separated from the support in the fields of electronics, optoelectronics or optics.

WO 2003/063214 A3

WO 2003/063214 A3

Declaration under Rule 4.17:
— *of inventorship (Rule 4.17(iv)) for US only*

Published:
— *with international search report*
— *with amended claims*

(88) Date of publication of the international search report:
27 November 2003

Date of publication of the amended claims: 29 January 2004

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.