




FIG. 1




FIG. 2A




FIG. 2B




FIG. 3




FIG. 4A




FIG. 4B




FIG. 5A




FIG. 5B




FIG. 6A




FIG. 6B




FIG. 7A




FIG. 7B




FIG. 8A




FIG. 8B




FIG. 9A




FIG. 9B




FIG. 10A




FIG. 10B

Figure 1 is a cross-sectional view of a semiconductor device. The device includes a substrate 100, a base layer 12, and a patterned layer 20. The patterned layer 20 is composed of a series of rectangular blocks 21 and 22. The blocks 21 are connected by a material 22. The blocks 21 are further divided into regions 50, 51, 50b, and 50a. The blocks 22 are further divided into regions 60 and 12. The substrate 100 is divided into regions 30 and 40. A coordinate system (X, Z) is shown at the bottom right.

FIG. 11B




FIG. 12




FIG. 13A




FIG. 13B




FIG. 14A




FIG. 14B




FIG. 15A




FIG. 15B

FIG. 16B




FIG. 17A




FIG. 17B




FIG. 18A




FIG. 18B




FIG. 19A




FIG. 19B




FIG. 20A




FIG. 20B




FIG. 21A




FIG. 21B




FIG. 22A




FIG. 22B




FIG. 23A




FIG. 23B




FIG. 24A




FIG. 24B




FIG. 25




FIG. 26