

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
17 June 2004 (17.06.2004)

PCT

(10) International Publication Number
WO 2004/051667 A1

- (51) International Patent Classification⁷: **G11C 16/10**
- (21) International Application Number:
PCT/US2003/023085
- (22) International Filing Date: 24 July 2003 (24.07.2003)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
10/307,667 2 December 2002 (02.12.2002) US
- (71) Applicant: **ADVANCED MICRO DEVICES, INC.**
[US/US]; One AMD Place, Mail Stop 68, Sunnyvale, CA
94088-3453 (US).
- (72) Inventors: **HE, Yi**; 3919 Riverbond Terrace, Fremont,
CA 94555 (US). **LIU, Zhizheng**; 1319 Kingfisher Way
#1, Sunnyvale, CA 94087 (US). **RANDOLPH, Mark, W.**;
3673 Kendra Way, San Jose, CA 95130 (US). **HADDAD,**
Sameer, S.; 6277 Blossom Avenue, San Jose, CA 95123
(US).
- (74) Agent: **COLLOPY, Daniel, R.**; Advanced Micro Devices,
Inc., One AMD Place, Mail Stop 68, Sunnyvale, CA 94088-
3453 (US).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU,
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,
CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH,
GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC,
LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW,
MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE,
SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC,
VN, YU, ZA, ZM, ZW.


(84) Designated States (*regional*): ARIPO patent (GH, GM,
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW),
Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),
European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE,
ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO,
SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM,
GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

- with international search report
- before the expiration of the time limit for amending the
claims and to be republished in the event of receipt of
amendments

[Continued on next page]

(54) Title: IMPROVED SYSTEM FOR PROGRAMMING A NON-VOLATILE MEMORY CELL



(57) Abstract: An array (40) of dual bit dielectric memory cells (48) comprises a plurality of bit lines. A first bit line (201) forms a source region for each of a plurality of memory cells (38) within a column of memory cells within the array (40). A second bit line (202) forms a drain region for each of the plurality of memory cells (38) within the column. A channel region (50) of the opposite conductivity is positioned between the first bit line (201) and the second bit line (202) and forms a junction with each. A selected word line (211) is positioned over the channel region (50) and forms a gate (60) over each for a plurality of memory cells (48) within a same row. A plurality of non-selected word lines (210, 212), are each parallel to the selected word line (211) and each form a gate (60) over one of the plurality of memory cells (48) within the column other than the selected one of the plurality of memory cells (49). A word line control circuit (46) applies a positive programming voltage (220) to the selected word line (211) while a bit line control circuit (44) simultaneously applies a positive drain voltage to the drain bit line (202) and a positive source voltage to the source bit line (201), the positive source voltage being less than the positive drain voltage.



For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.