

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
13 March 2003 (13.03.2003)

PCT

(10) International Publication Number
WO 03/021277 A3

(51) International Patent Classification⁷: **G01R 35/00**,
31/319, 31/30

(21) International Application Number: PCT/US02/27616

(22) International Filing Date: 28 August 2002 (28.08.2002)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
09/943,275 30 August 2001 (30.08.2001) US

(71) Applicant: **TERADYNE, INC.** [US/US]; 321 Harrison
Avenue, Boston, MA 02118 (US).

(72) Inventors: **JOHNSON, Gerald, H.**; 1464 155th Lane,
N.W., Andover, MN 55304 (US). **TAYLOR, Michael, F.**;
3330 Knox Avenue North, Minneapolis, MN 55412 (US).

(74) Agents: **WALSH, Edmund, J.** et al.; Teradyne, Inc., 321
Harrison Avenue, Boston, MA 02118 (US).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU,
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,
CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH,
GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC,
LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW,
MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG,
SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC,
VN, YU, ZA, ZM, ZW.


(84) Designated States (*regional*): ARIPO patent (GH, GM,
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW),
Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),
European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE,
ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SK,
TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ,
GW, ML, MR, NE, SN, TD, TG).

Published:

- with international search report
- before the expiration of the time limit for amending the
claims and to be republished in the event of receipt of
amendments

[Continued on next page]

(54) Title: METHOD AND APPARATUS FOR CALIBRATION AND VALIDATION OF HIGH PERFORMANCE DUT POWER SUPPLIES



(57) Abstract: A power supply circuit is disclosed for use with a semiconductor tester to power a device-under-test. The power supply includes power generation circuitry disposed in the tester to generate power for the device-under-test. Load circuitry is disposed within the tester and coupled to the power generation circuitry to selectively simulate the electrical loading of a device-under-test on the power supply.



WO 03/021277 A3



(88) Date of publication of the international search report:
10 July 2003

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.