990206 55-6
IPCS COPY

PCT WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6 : G06F 13/14 — A1

(11) International Publication Number: WO 98/27493

(43) International Publication Date: 25 June 1998 (25.06.98)

(21) International Application Number: PCT/US97/21744

(22) International Filing Date: 1 December 1997 (01.12.97)

(30) Priority Data:
08/770,733 19 December 1996 (19.12.96) US

(71) Applicant: INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95052 (US).

(72) Inventors: WU, William, S.; 877 E. Estates Drive, Cupertino, CA 95014 (US). PAWLOWSKI, Stephen, S.; 6624 S.W. 158 Avenue, Beaverton, OR 97007 (US). MACWILLIAMS, Peter, D.; 20145 S.W. Nancy Lane, Aloha, OR 97007 (US).

(74) Agents: TAYLOR, Edwin, H. et al.; Blakely, Sokoloff, Taylor & Zafman LLP, 7th floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025 (US).

(81) Designated States: AL, AM, AT, AT (Utility model), AU (Petty patent), AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, CZ (Utility model), DE, DE (Utility model), DK, DK (Utility model), EE, EE (Utility model), ES, FI, FI (Utility model), GB, GE, GH, HU, ID, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SK (Utility model), SL, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ZW, ARIPO patent (GH, KE, LS, MW, SD, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).

Published
With international search report.
Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

(54) Title: METHOD AND APPARATUS FOR PERFORMING TLB SHOOTDOWN OPERATIONS IN A MULTIPROCESSOR SYSTEM

(57) Abstract

As shown in the figure, the translation lookaside buffer, or TLB (111, 115), shootdown operation of the present invention provides for a TLB (111, 115) flush transaction communicated between multiple processors (2) on a host bus (120). One microprocessor (2) issues a TLB (111, 115) flush request on the host bus (120). The TLB (111, 115) flush request includes a page number. The microprocessors (2) receiving the request invalidate the TLB (111, 115) entry corresponding to the page number.

