

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
8 March 2001 (08.03.2001)


PCT

(10) International Publication Number
WO 01/16961 A1

- (51) International Patent Classification⁷: G11C 16/22, 7/24 (74) Agent: CHIBA, Yoshihiro; Shinjuku Maynds Tower 16F, 1-1, Yoyogi 2-chome, Shibuya-ku, Tokyo 151-0053 (JP).
- (21) International Application Number: PCT/JP00/05835 (81) Designated States (*national*): AU, BR, CA, CN, KR, MX, NZ, RU, SG.
- (22) International Filing Date: 29 August 2000 (29.08.2000)
- (25) Filing Language: English (84) Designated States (*regional*): European patent (BE, CH, DE, DK, ES, FI, FR, GB, IT, NL, SE).
- (26) Publication Language: English
- Published:
— With international search report.
- (30) Priority Data:
11/245933 31 August 1999 (31.08.1999) JP
- (71) Applicant: SONY COMPUTER ENTERTAINMENT INC. [JP/JP]; 1-1, Akasaka 7-chome, Minato-ku, Tokyo 107-0052 (JP).
- (72) Inventor: KAWAI, Eiji; Sony Computer Entertainment Inc., 1-1, Akasaka 7-chome, Minato-ku, Tokyo 107-0052 (JP).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: ELECTRIC/ELECTRONIC CIRCUIT DEVICE



(57) Abstract: An integrated circuit is provided, which disables writing to a storage device on the user side once a current is passed therethrough. The integrated circuit (10C) has a flash memory (46) operating as a storage device to/from which writing/erasure is possible when a read/write enable port (R/W) is in a high level. When a power supply (Vdd) is applied to an external power supply input terminal (24), a fuse (18) having a polysilicon interconnection pattern is blown after a set time period by the output of a step up regulator circuit (16). After the fuse (18) is blown, the input of a buffer (20) is fixed to a low level through a resistor (21), so that the read/write enable port (R/W) of the flash memory (46) as the output of an AND circuit (40) is fixed to a low level and the flash memory (46) becomes a read only memory.