

100
102
Decoder 106
Row 108
Memory Array 104
Col 110
Control 112
I/O 114
Address Buffer
116
122
Control
124
Data DQ
126
Address A0-Ax
120
Micro-Processor

Fig. 1



210
210
206
204
202
212
212
200

Fig. 2A



220
210
210
206
204
202
212
212
200

Fig. 2B



220
230
230
206
204
202
212
212
200

Fig. 2C



220
210
210
206
204
202
212
212
200
230
230

Fig. 2D



210
210
206
204
202
212
232
200
230
220
220
230

Fig. 2E



210
240
210
206
204
202
212
200
230
220

Fig. 2F



240
240
242
206
204
202
212
212
200
230
220
232

Fig. 2G



240
240
242
260
250
204
202
212
212
200
230
220
232

Fig. 2H