

"METHOD OF MANUFACTURING A MULTILAYER SOLAR CELL"

Introduction

The present invention relates generally to the field of solar electricity generation and in particular the invention provides an improved method of manufacturing a silicon or alloy multilayer solar cell and an improved solar cell
5 achieved by the use of that method.

Background of the Invention

The assignees of the present application in their earlier Australian patent application No PM4834, which is incorporated herein by reference, disclose a
10 multilayer solar cell having significant advantages over prior art solar cells. However, fabrication of this solar cell would be challenging with conventional approaches. The present invention provides a novel manufacturing method and resulting solar cell which ameliorates some or all of the difficulties of conventional approaches while retaining the advantages of the multilayer cell
15 structure.

Summary of the Invention

A first aspect the present invention provides:

a method of manufacturing a multilayer semiconductor structure for a multijunction solar cell including the steps of:

20 forming directly or indirectly onto a substrate or superstrate a plurality of layers of amorphous semiconductor material to form a multilayer structure wherein adjacent layers are characterised by differing doping levels or dopant types;

forming a nucleation surface adjacent to at least one of the amorphous
25 layers; and

processing the multilayer structure by heating to a predetermined temperature to thereby cause solid phase crystallization of the amorphous layers adjacent to the nucleation layer, the crystallization nucleating from the nucleation surface.

30 A second aspect of the present invention provides:

a method of manufacturing a multilayer semiconductor structure for a multijunction solar cell including the steps of:

forming directly or indirectly onto a substrate or superstrate a plurality of layers of amorphous semiconductor material to form a multilayer structure
5 wherein adjacent layers are characterised by differing doping levels or dopant types;

forming a separate semiconductor layer adjacent to at least one of the amorphous layers as a nucleation layer of crystalline or polycrystalline semiconductor material; and

10 processing the multilayer structure by heating to a predetermined temperature to thereby cause solid phase crystallization of the amorphous layers adjacent to the nucleation layer, the crystallization nucleating from the nucleating layer.

A third aspect of the present invention provides:

15 a method of manufacturing a multilayer semiconductor structure for a multijunction solar cell including the steps of:

forming directly or indirectly onto a substrate or superstrate a plurality of layers of amorphous semiconductor material to form a multilayer structure wherein adjacent layers are characterised by differing doping levels or dopant
20 types,

forming a separate semiconductor layer adjacent to at least one of the amorphous layers as a nucleation layer of amorphous semiconductor material conditioned to be readily crystallized; processing the multilayer structure to cause the nucleation layer to crystallize, and

25 further processing the multilayer structure by heating to a predetermined temperature to thereby cause solid phase crystallization of the amorphous layers adjacent to the nucleation layer, the crystallization nucleating from the nucleation layer.

A fourth aspect of the present invention provides a semiconductor
30 structure comprising a substrate or superstrate, a plurality of amorphous layers

of semiconductor material formed on the substrate or superstrate or formed over one or more intermediate layers formed on the substrate or superstrate, and a nucleating surface formed adjacent to at least one of the amorphous layers.

In various embodiments of the invention the nucleation surface may be
5 formed as a first surface over which the amorphous layers are formed, a last surface formed over the amorphous layers or intermediate the formation of the amorphous layers.

In preferred embodiments of the invention the semiconductor material will be silicon or an alloy of silicon and germanium. However the invention is
10 also applicable to other semiconductor materials.

In one embodiment, the amorphous silicon nucleation layer is conditioned to be readily crystalized by way of a high doping level, typically greater than 0.1% of the solid solubility of the dopant in the crystalised material (e.g. in the range of 5×10^{17} - $3 \times 10^{21} \text{ cm}^{-3}$ or higher for phosphorous in silicon) such that
15 onset of nucleation will occur more rapidly than in other surrounding layers upon heating of the structure.

Preferably the solid phase crystallization step will cause crystallization of substantially all of the amorphous silicon layers to occur.

In one form of the invention, the nucleation layer comprises a
20 polycrystalline layer formed directly onto the substrate or superstrate and over which the plurality of amorphous layers are formed. The polycrystalline layer may be formed in the crystalline state or may be formed by depositing an amorphous layer and crystallizing that layer using solid phase crystallization techniques, in which case the deposited amorphous layer will be formed with
25 characteristics, such as high doping level, preferably in the range of 3×10^{18} - $3 \times 10^{21} \text{ cm}^{-3}$, which enhance its ability to be crystallized at low temperature.

In another form of the invention, the nucleation layer is formed intermediate the plurality of layers of amorphous silicon, the nucleation layer being formed as an amorphous layer conditioned to crystallize before the other

amorphous layers, such that crystallization in the other layers nucleates outwardly from the nucleation layer.

In another embodiment of the invention, a plurality of nucleation layers are formed as amorphous layers conditioned to crystallize before the remainder of the amorphous layers, a dielectric layer being located intermediate successive nucleation layers, thereby separating the multilayer structure into layer groups, each layer group comprising one or more semiconductor layers defining at least one rectifying junction in the finished structure.

Other techniques which may be used to form the nucleating layer include:

- 10 a) growing one amorphous silicon layer using disilane in a Chemical Vapour Deposition Process (CVD) and growing the remainder of the layers using silane. The layer grown using disilane will crystallise at a temperature more than 100°C lower than the layers grown with silane allowing the layer grown with disilane to be crystallised first and to act as the nucleation layer for the crystallisation of the other layers which will take place at a higher temperature (around 600°C);
- 15 b) growing a layer of amorphous Silicon-Germanium alloy ($\text{Si}_x\text{Ge}_{1-x}$) which will crystallise at a temperature more than 100°C lower than surrounding amorphous silicon layers to form the nucleation layer for subsequent crystallisation of the amorphous silicon layers which will take place at a higher temperature (around 600°C);
- 20 c) directly growing a micro-crystalline silicon layer insitu using Plasma Enhanced CVD (PECVD) using silane (SiH_4) highly diluted with Hydrogen (H_2) or Hydrogen plus Silicon Tetrafluoride (SiF_4). The micro-crystalline layer will then act as the nucleating layer for the remainder of the amorphous silicon layers;
- 25 d) using laser crystallization techniques to crystallise a thin surface region of a stack of amorphous silicon layers, after completion of formation of the stack. The crystalline top layer will then act as the nucleation layer for the underlying amorphous layers;
- 30

- e) as for d) but using rapid thermal annealing, instead of laser crystallisation, to crystallise a thin surface region of a stack of amorphous silicon layers, after completion of formation of the stack;
- f) as for d) but using metal induced crystallisation techniques, instead
5 of laser crystallisation, to crystallise a layer on the top surface of a stack of amorphous silicon layers;
- g) using a Rapid Thermal CVD (RTCVD) for a brief period (in the order of seconds) during formation of a stack of amorphous layers such that a thin layer of crystalline silicon is formed as a nucleation layer
10 during the RTCVD process. The remaining amorphous layers are formed at a lower temperature (below 500°C) and then crystallised at a higher temperature (about 600°C).

It will be recognised that techniques a, b, c, f and g can be used to form surface layers or buried layers of crystalline material while techniques d and e can be
15 used to form surface layers only.

Brief Description of the Drawings

Embodiments of the invention will now be described by way of example with reference to the accompanying drawings in which:

Figure 1 illustrates a supporting substrate or superstrate onto which has
20 been deposited a thin dielectric layer;

Figure 2 illustrates the substrate or superstrate of Figure 1 after deposition of a silicon seeding layer;

Figure 3 illustrates the substrate or superstrate of Figure 2 after deposition of a stack of alternating polarity amorphous silicon layers or silicon alloy layers
25 over the seeding layer;

Figure 4 illustrates the semi-conductor structure of Figure 3 after crystallization of the multiple layer stack;

Figure 5 illustrates a completed section of a solar cell module using the structure of Figure 4;

Figure 6 illustrates a first stage in an alternative approach whereby the entire multilayer stack is first deposited in amorphous form;

Figure 7 illustrates the structure of Figure 6 after crystallization has occurred in a selected layer;

5 Figure 8 illustrates a first stage in another alternative approach in which the stack is formed with dielectric layers such as silicon dioxide interposed between regions chosen for their crystallization properties; and

Figure 9 illustrates the stack of Figure 8 after the crystallization step.

Detailed Description of the Preferred Embodiment

10 Referring to the drawings, Figures 1, 2, 3, 4 and 5 illustrate five stages in cell construction using a first method embodying the present invention.

Cells manufactured in accordance with this method will typically undergo the steps of:

- (a) depositing a thin dielectric layer 11 onto a substrate or superstrate 12;
- 15 (b) depositing a thin, doped silicon seeding layer 13 onto the dielectric layer 11 with deposition conditions or subsequent processing conditions or both chosen to give large grain size in the thin layer;
- (c) depositing, at low temperatures in amorphous form, successive layers 14, 15, 16, 17 of alternating polarity silicon material with an appropriate
- 20 profile of dopant impurities incorporated into each layer;
- (d) crystallization of the deposited stack of layers 14, 15, 16, 17 by heating at low temperature with the crystallization nucleating from the said seeding layer;
- (e) completion of cell processing to produce cell contacts 27 and
- 25 interconnections (not shown).

Referring to Figure 1 in more detail, the supporting substrate or superstrate 12 provides the mechanical strength to support the overlying thin active regions. The thin dielectric layer 11 deposited over the substrate or superstrate 12 serves to isolate the deposited layers from the substrate from optical,

30 metallurgical and/or chemical perspectives. Typically the substrate will be

glass and in some embodiments this will also form the light receiving surface, in which case a glass having good transmission properties should be chosen. Alternatively, the substrate may be another suitable material such as a ceramic or metal, in which case it may form part of the contact structure of the cell.

5. In this first embodiment, the seeding layer 13 is necessarily the first deposited layer of semi-conductor material.

Turning to Figure 2 this illustrates the substrate or superstrate 12 and dielectric layer 11 of Figure 1 after deposition of a seeding layer 13 of n-type silicon and appropriate treatments to give the desired large grain size. This layer may be crystallized as it is deposited, or may be deposited in amorphous form and then crystallized with further processing. Typically, in the latter case this seeding layer would be doped with phosphorus at a level in the range of $3 \times 10^{18} - 3 \times 10^{21} \text{ cm}^{-3}$, to enable crystallization to occur at low temperature and relatively quickly while growing large grain size.

- 15 The structure illustrated in Figure 3 shows the structure of Figure 2 after deposition of a stack of alternating polarity layers 14, 15, 16, 17 of amorphous silicon or silicon alloy incorporating n-type or p-type dopants in the alternating layers. Typically, these layers will have doping levels in the range of $10^{15} - 10^{20} \text{ cm}^{-3}$.

- 20 Optionally this structure may also include interposed intrinsic layers 21, 22, 23, 24 which may have a thickness ranging from close to zero to several microns.

Figure 4 shows the structure of Figure 3 after crystallization of the multiple layer stack.

- 25 The junction regions of the multilayer cells are particularly important to the properties of the completed cells. The properties of these regions can be controlled by introducing lightly doped or intrinsic layers between successive doped layers. These layers control electric field distributions through the completed cell as well as dopant redistribution during the crystallization process.
- 30

Crystallization to give the desired grain size of $3\mu\text{m}$ or larger can be achieved by extended heating of the layers at low temperature. For example, layers deposited as previously described were found to recrystallize to give $3\mu\text{m}$ grain size after heating at 550°C for 15 hours.

5 Alternatively, crystallization with or without melting is feasible by higher temperature, transient treatments using flash lamps or laser pulses.

A completed section of a possible solar cell module formed by this approach is illustrated in Figure 5, in which such crystallized multiple doped layers are employed. In accordance with Australian patent application PM4834,
10 two sets of grooves 28 have been formed in the multiple layer stack 13, 21, 14, 22, 15, 23, 16, 24, 17 with the opposing surfaces 29, 30 of each groove converted to the desired doping polarity, surface 29 having n-type doping and surface 30 having p-type doping. Metal is then formed in the grooves 28 to form contacts 27. In the regions shown, grooves of one cell overlap, or are in close proximity
15 with, grooves of another cell, to allow interconnection between the two cells in these selected areas during the cell metallization step. This provides series interconnection of adjacent cells.

Although, in this example, groove formation is shown after crystallization of the multilayer stack, grooves could be formed before crystallization, or even
20 earlier if techniques such as selective deposition onto the starting substrate or superstrate are employed.

In this and other embodiments made in accordance with the invention, one or more of the deposited layers can be an alloy of silicon and germanium to impart advantageous properties to the completed solar cell. These
25 advantageous properties arise from the ability of the layers alloyed with germanium to respond to the longer wavelengths in sunlight.

Dopant densities within the layers are carefully controlled to promote controlled nucleation from the designated seeding layer rather than from the non-designated layers.

The seeding and other layers may, for example, be deposited using plasma assisted chemical vapour deposition, or other techniques such as sputtering, vacuum evaporation, or vapour deposition from silicon source gases such as disilane, silane, dichlorosilane, trichlorosilane, silicon tetrachloride, or mixtures thereof with corresponding germanium compounds with dopants incorporated by adding smaller quantities of gases containing the dopants such as diborane, phosphine or arsine. Deposition or subsequent processing conditions are chosen to eliminate possible nucleation sites from within the deposited layers so that nucleation is from the seeding layer.

Referring to Figures 6 and 7, two stages are illustrated in the manufacture of solar cells by a second method according to the present invention.

According to this second method the seeding layer can be deposited in amorphous form anywhere within the multilayer stack by choosing the properties of this layer so that it is the first layer to crystallize upon heating the deposited layers and so that it crystallizes to give large grain sizes. Heavily doped layers possess these dual properties, particularly layers doped with phosphorus.

In a cell made according to this alternative approach Figure 6 illustrates the stage following the stage of Figure 1 in the previous embodiment, whereby the entire multilayer stack of p-type, n-type and intrinsic layers 31, 32, 33, 34, 35, 36, 37, 38, 39 is first formed in amorphous form, or converted to this form after deposition. During formation, one layer (say n-type layer 33) is doped at a higher level than the remaining layers such that upon heating of the stack this layer will crystallize first, providing the seeding layer from which nucleation will then spread. Optionally more than one seeding layer can be provided within the stack, however this can lead to grain boundary problems if care is not taken. The properties of these seeding layers, including doping level, are selected to encourage crystallization in these layers prior to the other layers in the stack.

Figure 7 shows crystallization starting in the selected layer 33.

Crystallization starts at this layer and propagates to adjacent layers until the whole stack crystallizes. Groove formation and cell interconnection would then proceed as before or, also as before, groove formation could occur earlier in the sequence.

Referring to Figure 8 & 9, two stages are illustrated in the manufacture of solar cells by a third method according to the present invention. In this third method groups 41, 42, 43, 44, 45 of amorphous layers 57, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64 are formed, each group separated from its neighbouring group by a dielectric layer, 71, 72, 73, 74. This structure enables crystallization to proceed rapidly in each group, while the inclusion of non-crystalline dielectric layers such as silicon oxide, silicon nitride or silicon oxynitrides within the amorphous stack will keep the various crystalizing regions separated. The dielectric layers will remain non-crystalline during the crystallization process due to the higher temperatures required for these to crystallize. These dielectric layers form boundaries between each of the sub-regions in which crystallization is occurring, preventing crystallographic defects such as grain boundaries which might otherwise occur if the growing crystals from each sub-region were allowed to impinge on those of another sub-region. Additionally, by doping these dielectric layers during deposition, diffusion of the dopants from these dielectric layers during subsequent thermal and other processing treatments can be used to advantage to dope neighbouring regions, giving additional layers in the stack and/or reducing carrier recombination along the associated interface and grain boundaries. Treatment in a hydrogen ambient has been shown to accelerate diffusion at the temperatures of interest.

Figure 8 shows the stack with dielectric layers such as silicon dioxide interposed between regions chosen for their crystallization properties. In this case, the silicon dioxide layer is doped with a p-type dopant in silicon, such as boron.

Figure 9 shows the stack of Figure 8 after the crystallization step and the release of the dopants from the dielectric layer. This may be encouraged, for example, by use of a hydrogen ambient. Groove formation and cell connection would then proceed as before or, also as before, groove formation could occur
5 earlier in the sequence.

It will be appreciated by persons skilled in the art that numerous variations and/or modifications may be made to the invention as shown in the specific embodiments without departing from the spirit or scope of the invention as broadly described. The present embodiments are, therefore, to be
10 considered in all respects as illustrative and not restrictive. For example, although layers are shown in the illustrations as being planar and of approximately equal thickness this is for convenience and clarity in the description of the principles of the invention. It is well known, however, that substantial advantages will accrue from patterned or rough interfaces and by
15 designing for different thicknesses within the layers shown.

**CLAIMS**

1. A method of manufacturing a multilayer semiconductor structure for a multijunction solar cell including the steps of:

5 forming directly or indirectly onto a substrate or superstrate a plurality of layers of amorphous semiconductor material to form a multilayer structure wherein adjacent layers are characterised by differing doping levels or dopant types;

forming a nucleation surface adjacent to at least one of the amorphous layers; and

10 processing the multilayer structure by heating to a predetermined temperature to thereby cause solid phase crystallization of the amorphous layers adjacent to the nucleation layer. the crystallization nucleating from the nucleation surface.

2. The method as claimed in claim 1, wherein the nucleation surface is
15 formed by forming a separate semiconductor layer adjacent to at least one of the amorphous layers as a nucleation layer of crystalline or polycrystalline semiconductor material.

3. The method as claimed in claim 2, wherein the crystalline or polycrystalline nucleation layer is formed by forming a semiconductor layer of
20 amorphous semiconductor material conditioned to be readily crystallized, and processing the multilayer structure to cause the nucleation layer to crystallize.

4. The method as claimed in claim 3, wherein the amorphous silicon nucleation layer is conditioned to be readily crystallized by way of a high doping level, the doping level being higher than that of adjacent amorphous
25 layers.

5. The method of claim 4 wherein the high doping level is within 0.1% of the solid solubility of the semiconductor material.

6. The method of claim 5 wherein the semiconductor material is silicon and the doping level is in the range of 5×10^{17} - 3×10^{21} cm⁻³ (i.e. atoms per cubic
30 centimetres).



7. The method as claimed in claim 6, wherein the high doping level is in the range of $3 \times 10^{18} - 3 \times 10^{21} \text{ cm}^{-3}$.
8. The method as claimed in any one of the preceeding claims, wherein the nucleation surface is formed as a first layer over which the amorphous layers
5 are formed.
9. The method as claimed in any one of claims 1 to 7, wherein the nucleation surface is formed as a top layer surface formed over the amorphous layers.
10. The method as claimed in any one of claims 1 to 7, wherein the nucleation surface is formed as an intermediate layer in the formation of amorphous layers.
- 10 11. The method as claimed in any one of claims 3 to 7, wherein a plurality of nucleation layers are formed as amorphous layers conditioned to crystallize before the remainder of the amorphous layers, a dielectric layer being located intermediate successive nucleation layers, thereby separating the multilayer structure into layer groups, each layer group comprising one or more
15 semiconductor layers defining at least one rectifying junction in the finished structure.
12. The method as claimed in claim 11, wherein the nucleation surfaces are formed as first layers over each dielectric layer and over which the amorphous layers of the respective layer group are formed.
- 20 13. The method as claimed in claim 11, wherein the nucleation surfaces are formed as top layers over the amorphous layers of the respective layer group and over which the respective dielectric layer is formed.
14. The method as claimed in claim 11, wherein each of the nucleation surfaces is formed as an intermediate layer of the amorphous layers of a
25 respective layer group.
15. The method as claimed in any one of the preceeding claims, wherein the semiconductor material is silicon or an alloy of silicon and germanium.
16. The method as claimed in any one of the preceeding claims, wherein a subsequent solid phase crystallization step is provided to causes crystallization
30 of substantially all of the amorphous silicon layers to occur.

THIS SHEET HAS BEEN
REPLACED

14



17. A semiconductor structure comprising a substrate or superstrate, a plurality of amorphous layers of semiconductor material located on the substrate or superstrate or located over one or more intermediate layers formed on the substrate or superstrate, and a nucleating surface located adjacent to at least one of the amorphous layers.
18. The structure as claimed in claim 17, wherein a surface of a separate nucleation layer of crystalline or polycrystalline semiconductor material located adjacent to at least one of the amorphous layers is provided as the nucleation surface.
19. The structure as claimed in claim 17, wherein a surface of a separate nucleation layer of amorphous semiconductor material conditioned to be readily crystallized is provided as the nucleation surface.
20. The structure as claimed in claim 19, wherein the the amorphous silicon nucleation layer is conditioned to be readily crystallized by way of a high doping level, the doping level being higher than that of adjacent amorphous layers.
21. The method as claimed in claim 20, wherein the high doping level is within 0.1% of the solid solubility of the semiconductor material.
22. The method as claimed in claim 21, wherein the semiconductor material is silicon and the doping level is in the range of 5×10^{17} - 3×10^{21} cm⁻³ (i.e. atoms per cubic centimetres).
23. The structure as claimed in claim 22, wherein the high doping level is in the range of 3×10^{18} - 3×10^{21} cm⁻³.
24. The structure as claimed in any one of claims 17 to 23, wherein the nucleation surface is provided as an underlying surface over which the amorphous layers are located.
25. The structure as claimed in any one of claims 17 to 23, wherein the nucleation surface is provided as a top surface located over the amorphous layers.

This Sheet Has Been Replaced





26. The structure as claimed in any one of claims 17 to 23, wherein the nucleation surface is provided as an intermediate layer in the structure of amorphous layers.
27. The structure as claimed in any one of claims 19 to 23, wherein a plurality
5 of nucleation layers are provided as amorphous layers conditioned to crystallize before the remainder of the amorphous layers, a dielectric layer being located intermediate successive nucleation layers, thereby separating the multilayer structure into layer groups, each layer group comprising one or more semiconductor layers defining at least one rectifying junction in the finished
10 structure.
28. The method as claimed in claim 27, wherein the conditioned amorphous layers are located as bottom layers immediately adjacent to each dielectric layer and over which the remaining amorphous layers of the respective layer group are located.
- 15 29. The method as claimed in claim 27, wherein the conditioned amorphous layers are located as top layers immediately adjacent to each dielectric layer and under which the remaining amorphous layers of the respective layer group are located.
30. The method as claimed in claim 27, wherein the conditioned amorphous
20 layers are located as an intermediate layer of the amorphous layers of a respective layer group.
31. The structure as claimed in any one of claims 17 to 30, wherein the semiconductor material is silicon or an alloy of silicon and germanium.
32. A semiconductor device formed by applying solid phase crystallization to
25 the structure as claimed in any one of claims 17 to 31.
33. A semiconductor device formed by the method as claimed in any one of claims 1 to 16.

1/4




Figure 1




Figure 2




Figure 3

2/4




Figure 4




Figure 5

3/4




Figure 6




Figure 7




Figure 8





Figure 9

RECEIVED 10 SEP 1996



14

17. A semiconductor structure comprising a substrate or superstrate, a plurality of amorphous layers of semiconductor material located on the substrate or superstrate or located over one or more intermediate layers formed on the substrate or superstrate, and a nucleating surface located adjacent to at least one of the amorphous layers the amorphous layers being characterised by adjacent layers having different dopant levels or dopant types.
18. The structure as claimed in claim 17, wherein a surface of a separate nucleation layer of crystalline or polycrystalline semiconductor material located adjacent to at least one of the amorphous layers is provided as the nucleation surface.
19. The structure as claimed in claim 17, wherein a surface of a separate nucleation layer of amorphous semiconductor material conditioned to be readily crystallized is provided as the nucleation surface.
20. The structure as claimed in claim 19, wherein the the amorphous silicon nucleation layer is conditioned to be readily crystallized by way of a high doping level, the doping level being higher than that of adjacent amorphous layers.
21. The structure as claimed in claim 20, wherein the high doping level is within 0.1% of the solid solubility of the semiconductor material.
22. The structure as claimed in claim 21, wherein the semiconductor material is silicon and the doping level is in the range of 5×10^{17} - $3 \times 10^{21} \text{ cm}^{-3}$ (i.e. atoms per cubic centimetres).
23. The structure as claimed in claim 22, wherein the high doping level is in the range of 3×10^{18} - $3 \times 10^{21} \text{ cm}^{-3}$.
24. The structure as claimed in any one of claims 17 to 23, wherein the nucleation surface is provided as an underlying surface over which the amorphous layers are located.
25. The structure as claimed in any one of claims 17 to 23, wherein the nucleation surface is provided as a top surface located over the amorphous layers.

AMENDED SHEET
IPEA/AU



PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶: H01L 31/18, 31/036	A1	(11) International Publication Number: WO 96/17388 (43) International Publication Date: 6 June 1996 (06.06.96)
(21) International Application Number: PCT/AU95/00812 (22) International Filing Date: 1 December 1995 (01.12.95) (30) Priority Data: PM 9822 2 December 1994 (02.12.94) AU (71) Applicant (for all designated States except US): PACIFIC SOLAR PTY. LIMITED [AU/AU]; 82-86 Bay Street, Botany, NSW 2019 (AU). (72) Inventors; and (75) Inventors/Applicants (for US only): GREEN, Martin, Andrew [AU/AU]; Unit 4, 13-17 River Road, Wollstonecraft, NSW 2065 (AU). WENHAM, Stuart, Ross [AU/AU]; 8 Rouse Place, Illawong, NSW 2234 (AU). SHI, Zhengrong [AU/AU]; 10 Blandford Avenue, Waverley, NSW 2024 (AU). (74) Agent: F. B. RICE & CO.; P.O. Box 117, 28a Montague Street, Balmain, NSW 2041 (AU).		(81) Designated States: AL, AM, AT, AU, BB, BG, BR, BY, CA, CH, CN, CZ, DE, DK, EE, ES, FI, GB, GE, HU, IS, JP, KE, KG, KP, KR, KZ, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, TJ, TM, TT, UA, UG, US, UZ, VN, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG), ARIPO patent (KE, LS, MW, SD, SZ, UG). Published <i>With international search report.</i>
(54) Title: METHOD OF MANUFACTURING A MULTILAYER SOLAR CELL		
(57) Abstract		
A semiconductor structure and method of forming the structure, where a supporting substrate or superstrate (12) provides the mechanical strength to support overlying thin active regions. The thin dielectric layer (11) deposited over the substrate or superstrate (12) serves to isolate the deposited layers from the substrate from optical, metallurgical and/or chemical perspectives. A seeding layer (13) is then deposited, the seeding layer being of n-type silicon with appropriate treatments to give the desired large grain size. This layer may be crystallized as it is deposited, or may be deposited in amorphous form and then crystallized with further processing. A stack of alternating polarity layers (14, 15, 16, 17) of amorphous silicon or silicon alloy incorporating n-type or p-type dopants in the alternating layers is then deposited over the seeding layer. Solid phase crystallization is then performed to give the desired grain size of 3 μm or larger which can be achieved by extended heating of the layers at low temperature.		

