

PATENT SPECIFICATION (11)

1 330 576 (16)

DRAWINGS ATTACHED (19)

1 330 576

- (21) Application No. 44896/71 (22) Filed 27 Sept. 1971
(31) Convention Application No. 83999 (32) Filed 26 Oct. 1970 in
(33) United States of America (US)
(44) Complete Specification published 19 Sept. 1973
(51) International Classification H03K 17/60
(52) Index at acceptance
H3T 1C1 1C2 1H 2A1N 2A1S 2A2 2J 2N1 2T2X 2T3J 3J 4C
4E1N 4E2N 4F 4G 4P 5E 5S



(54) IMPROVEMENTS IN OR RELATING TO LOGIC CIRCUITS

(71) We, FAIRCHILD CAMERA & INSTRUMENT CORPORATION of 300 Robbins Lane, Syosset, Long Island, New York, United States of America, a corporation organized and existing under the laws of the State of Delaware, United States of America, do hereby declare the invention, for which we pray that a patent may be granted to us, and the method by which it is to be performed, to be particularly described in and by the following statement:—

Several different approaches have been taken in the logic implementation of logic circuits such as multiplexer circuits, including the straight gate technique and the specialized function approach.

In the straight gate current mode logic (CML) case, a master chip is used which includes a relatively large number of gates, and these gates may be interconnected by the circuit designer in any selected manner to obtain the desired function. This is a simple approach which bypasses detailed circuit design but it results in a relatively slow circuit with high power requirements, since a number of individual current sources are required.

To obtain increased speed and reduce circuit power, specialized function IC multiplexers have been fabricated by careful custom design, resulting in the fewest number of gates organized in an efficient circuit layout. One such multiplexer is the CML series gated structure, an example being an 8 to 1 multiplexer wherein the minterms formed by the products of X, Y and Z are generated in three external gates, the eight minterms being utilized to control eight gates associated with the eight input data lines, one of which is selected. In series gating, a number of logic functions can be generated using a single current source.

In one known form of series gated 8 to 1 multiplexer, the circuit organization resulted in a two gate delay between the eight line select input terminals and the output. In addition the three level structure operates with more than one V_{BE} drop per level, resulting in a complicated bias driver arrangement.

According to the invention, a logic circuit for transmitting the data on any one of $2n$ input leads to one output circuit comprises a substantially constant current source, a first pair of parallel current paths comprising a pair of transistors, each having an emitter, a collector, and a base, said emitters being coupled to said current source, a first term gate for producing two outputs from one variable input, each output of said term gates being coupled to a respective base of a different one of the transistors in said first pair of current paths, a plurality, n , of pairs of parallel current paths, each pair comprising a pair of transistors, each transistor having an emitter, a collector, and a base, the emitter of one of said transistors in each of said n pairs being coupled in common to the collector of one transistor in said first pair of current paths, the emitter of the other of said transistors in each of said n pairs being coupled in common to the collector of the other transistor in said first pair of current paths, a plurality, n , of minterm gates for producing n outputs for a lesser plurality of variable inputs, each of the outputs of said n minterm gates being coupled to both the bases of a respective one of the pairs of transistors in said n pairs of current paths, a gate structure comprising $2n$ pairs of transistors, each transistor having an emitter, a collector, and a base, the emitters of the transistors in each pair being coupled in common to the collector of a corresponding one of the transistors in said n pairs of current paths; a bias network for providing a reference voltage to the base of a first transistor in each of said $2n$ pairs of transistors in said gate structure, $2n$ input leads, the base of the second transistor in each of said $2n$ pairs of transistors being coupled to a separate one of said $2n$ input leads, and an output circuit, the collectors of the first transistors in each of said $2n$ pairs of transistors being paralleled and those of the second transistors in each of said $2n$ pairs of transistors being paralleled and the paralleled collectors being coupled to said output circuit.

The output of the multiplexer may employ temperature compensation to minimize satur-

ation problems on the $2n$ transistors driven from the $2n$ inputs, thus providing extremely high temperature operation.

Figure 1 is a block diagram of the multiplexer structure of the present invention.

Figure 2 is a schematic diagram of an embodiment of the bias driver used in the multiplexer circuit.

Figure 3 is a schematic diagram of one embodiment of the Z gate used in the multiplexer.

Figure 4 is a schematic diagram of the X and Y minterm gate structure.

Figure 5 is a schematic diagram of the three level multiplexer gate.

Referring now to Figure 1, the four minterms XY, XY, XY and XY are formed by the four gates 11, 12, 13 and 14, respectively, with the term Z being formed by the fifth gate 15. A gate structure 16 controlled by the Z term and the four XY minterms selects one of the eight input data lines A to H, inclusive, for transmittal to the output 17. Each of the four XY minterms selects two associated paths through the gate structure 16, while the fifth term Z selects one of the two paths, thus selecting one of the eight input lines A through H. This organization utilizes five internal gates 11-15 and one external gate structure 16 to accomplish the eight-to-one multiplexer. There is only a one gate delay, gate 16, between the input lines and the output, providing high speed operation. As will be seen below, only one current source is needed for the series gated multiplexer tree, thereby minimizing the speed-power product for this multiplexer.

The bias network and driver for the multiplexer is shown in Figure 2, this network operating as described in U.S. Patent No. 3,590,274 entitled, "Temperature Compensated Current-Mode Logic Circuit" to produce temperature-independent voltage levels. This network comprises resistors R1, R2 and R3 connected in series with diodes D1, D2, D3 and D4 across the bias supply voltage V_{EE} which, in this embodiment, is -5.2 volts. The number associated with each resistor in the drawing is its resistance in ohms. This circuit produces base voltages for the transistors T1 and T2 in a first branch circuit including R4, for transistors T3, T4 and T5 in a second branch circuit including R5, and for transistors T6, T7 and T8 in the third branch circuit including R6.

Temperature-independent current source voltages of V_{CS1} , V_{CS2} and V_{CS3} and the bias voltages V_{BB} , V_{BB1} and V_{BB2} are produced at the junctions shown in the drawing, these voltages being utilized in the circuits of Figures 3, 4 and 5 as indicated.

The z gate of Figure 3 comprises a current steering network including an input transistor T6 and its associated biasing resistor R7 in one branch, the other branch includ-

ing a reference transistor T7 and its associated biasing resistor R8. The two branches are connected in series with resistor R9 and diode D5, the emitters of T6 and T7 being coupled in common to the current source circuit including transistor T8 and resistor R10 coupled to the supply voltage V_{EE} .

The input to the Z gate is coupled via transistor T9 to the base of T6, the reference voltage V_{BB2} being coupled to the base of the reference transistor T7. With a high on the base of T9, the base of T6 conducts, and current flows in the left-hand branch, turning T6 on and pulling the common emitter up. Transistor T7 is cut off, resulting in a high at the junction of R8 and T7, which causes output transistor T11 to produce a high on the non-inverted output z.

The collector of T6 goes low causing T12 emitter to go low and produces a low at output z. With a low on the base of T9, the current flow is through the right-hand branch and the junction of R7 and T6 is high, causing output transistor T12 to produce a high on the inverted output z, while T11 produces a low on the non-inverted output z for use by the multiplexer circuit of Figure 5.

The XY minterm gate is shown in Figure 4 and includes input circuits for the two X and Y inputs comprising the input transistors T13 and T14, respectively. A two level gate structure is provided, a first level including two current steering circuits comprising transistor T15 and its reference transistor T16 and the second transistor T17 and its associated reference transistor T18.

The second level comprises a first current steering circuit including transistor T19 and its associated reference transistor T21. The emitters of these two transistors are coupled in common to a current source including transistor T22 and resistor R11. The collector of T21 is coupled in common to the emitters of T15 and T16. A second current steering circuit comprises transistors T23 and T24 coupled to the second current source T25, R12. Another current steering circuit includes transistor T26 and its associated reference transistor T27 coupled in common to the third current source T28, R13. An additional transistor T29 is coupled in parallel with transistor T26.

A first current path comprising resistor R14 is coupled to the collectors of T16 and T19; a second current path including resistor R15 is coupled to the collectors of T15, T17 and T27; a third current path resistor R16 is coupled to the collectors of T18 and T23, and a fourth current path resistor R17 is coupled to the collectors of T26 and T29. The emitter of X input transistor T13 is coupled to the base electrodes of T17, T19 and T29 while the emitter of Y input transistor T14 is coupled to the base electrodes of T15, T23 and T26.

Output transistors T31, T32, T33 and T34 are coupled to the four current path resistors R14, R15, R16 and R17, respectively.

In operation, a high on the X input will result in highs on the bases of T17, T19 and T29. A high on the Y input will result in highs on the bases of T15, T23 and T26. Thus T15 and T17 in the first level will conduct, and T19, T23, T29 and T26 in the second level will all conduct. The reference transistors T16, T18, T21, T24 and T27 will all be non-conducting. A current path for R14 exists through T19, one for R16 exists through T23, and one for R17 exists through T26 and T29, and thus lows are produced on the bases of T31, T33 and T34.

No current path exists for R15 since T21, T24 and T27 are all off. A high therefore appears on the base of output transistor T32 which produces a high output at the associated XY terminal.

With a high on the X input to T13 and a low on the Y input to T14, the transistors T17, T19 and T29 are rendered conducting and transistors T15, T23 and T26 rendered non-conducting. Reference transistors T16 and T24 are conducting and T27 held off by T29. Resistor R14 conducts through T19, resistor R15 conducts through T17 and T24, and resistor R17 conducts through T29. The current path through resistor R16 is blocked at T18 and T23, and a high is produced on the base of output transistor T33 which operates to place a high on the XY terminal.

Thus, this XY minterm gate operates to produce one of four outputs, depending on the inputs X and Y.

The multiplexer gate shown in Figure 5 comprises a three level structure. The first level comprises the external gate structure 16 of Figure 1 including eight current steering circuits, each including an input transistor T36 and a reference transistor T37, the base of each input transistor T36 being coupled to a different one of the eight input lines A through H, inclusive.

The second level comprises four pairs of current paths, each pair including transistors T38 and T39. The collector of each of the eight transistors in the second level is coupled to the emitters of a different one of the pairs of transistors T36, T37. The bases of each pair of transistors T38, T39 are coupled in common to an associated one of the four inputs XY, XY, XY and XY from the minterm gate of Figure 4. The drive to these four pairs of transistors is true and complementary, e.g. with a high on input XY, one of the transistors T38 and T39 in the first pair conducts, pulling its emitter up so as to maintain the corresponding transistor T38 or T39 in the other three pairs turned off. Thus, with any one of the pair of transistors T38, T39 on, as determined by which

of transistors T41 and T42 are on, the other three pairs are held off.

The third level comprises the Z gate 15 of Figure 1 including a pair of transistors T41 and T42 which have their emitters coupled in common to the substantially constant current source transistor T43. The collector of T41 is coupled to the emitter of the four transistors T38, while the collector of T42 is coupled to the emitters of the four transistors T39. The base of T41 is connected to the inverted output and the base of T42 is connected to the non-inverted output of the Z gate of Figure 3. The drive for this gate is true and complementary in that with the base of one high, it pulls the common emitters up and holds the other transistor off, and vice versa.

A current may be steered through any one of the eight pairs of transistors T36, T37 in the first level by energization of a selected one of the four pairs of transistors in the second level in combination with a selected one of the two transistors T41, T42. If the base of the input transistor T36 in the selected pair is high, then T36 turns on and a low is placed on the junction of R18 and R19 in the output network. This temperature independent output network is shown and described in U.S. Patent No. 3,622,799 entitled "Temperature Compensated Current Mode Logic Circuit". With a low on junction R18, R19, a current path exists through R18 in parallel with R19 and diode D11 in parallel with resistor R21 and diode D12, and the base of the non-inverted output transistor T44 goes high to give a high output on E_o . With a low on the base of T36, the transistor T37 is turned on and a low appears at the junction of R21 and diode D13 and current flows through R18, R19 and diode D13, all in parallel with R21. The base of T44 goes low, to give a low output on E_o . Thus the high or low of the one selected input line A through H is reproduced at the output terminal E_o .

The multiplexer includes an enable circuit comprising the transistor T45 with its base connected through resistor R22 to the enable terminal E. If the input to T45 is high, it pulls the output at E_o low to disable this multiplexer; a low on T45 permits E_o to go high or low, depending on the input lines A through H. A plurality of these multiplexer circuits may be tied together with their outputs OR tied to give a one-of-sixteen select, for example.

Typically, in series gated structures, the bases of the reference transistors in a current steering circuit are coupled to a fixed bias voltage and the high and low voltage on the base of the associated input transistor of the current steering circuit swings above and below this fixed bias. An example of such a circuit is the current steering circuit in

Figure 4 including T15 and T16. Use of this form of circuit in the second and third levels of the multiplexer of Figure 5 would result in a $2 V_{BE}$ drop in each level of the structure between the level above and the level below, and thus would limit the number of levels that may be fitted within the power supply range, in this case 5.2 volts, to two levels instead of three.

In the present invention, the bases of T38 and T39 are tied together in each of the four pairs of current paths in the second level, so that both paths in a single pair controlled by a particular one of the four minterms XY, XY, XY and XY will be turned on. Only one transistor in one of the four pairs will be turned on at any one time since the on condition of the transistor in the conducting pair pulls up the potential on the emitters of the other three transistors tied in common, and thus maintains the other three pairs of transistors in the off condition. These paths of the two conducting transistors are controlled from the two Z term transistors T41, T42, the inputs to the bases of these Z term transistors being true and complementary in that one is high and the other low at any one point in time and the conducting transistor holds the other off. Because of the true and complementary fashion of operation of these two levels, only one V_{BE} drop occurs at each of the second and third levels; thus all three levels in this multiplexer are easily accommodated within the power supply range of 5.2 volts.

In addition, this organization permits each level to be more complex, i.e. to incorporate more logic, than the example shown in the drawings. For example, a second level of eight pairs could be controlled by eight minterms developed from three variables, XYM, in an eight output minterm gate, instead of the two variables X and Y shown. Each minterm would control one pair of transistors T38, T39 out of eight pairs, the conducting transistors in each pair holding the associated transistors in the other seven transistor pairs off as explained above. The third level would be expanded in similar manner. Thus, a one-of-sixteen multiplexer could be obtained having three levels and one current source.

Note also that only one current source (T43) is used to supply the selected one-of-eight current paths and that there is only a one gate delay between the input lines A-H and the output terminal E_o .

WHAT WE CLAIM IS:—

1. A logic circuit for transmitting the data

on any one of $2n$ input leads to one output circuit comprising:

a substantially constant current source,
a first pair of parallel current paths comprising a pair of transistors, each having an emitter, a collector, and a base, said emitters being coupled to said current source,

a first term gate for producing two outputs from one variable input, each output of said term gate being coupled to a respective base of a different one of the transistors in said first pair of current paths,

a plurality, n , of pairs of parallel current paths, each pair comprising a pair of transistors, each transistor having an emitter, a collector, and a base, the emitter of one of said transistors in each of said n pairs being coupled in common to the collector of one transistor in said first pair of current paths, the emitter of the other of said transistors in each of said n pairs being coupled in common to the collector of the other transistor in said first pair of current paths,

a plurality, n , of minterm gates for producing n outputs for a lesser plurality of variable inputs, each of the outputs of said n minterm gates being coupled to both the bases of a respective one of the pairs of transistors in said n pairs of current paths,

a gate structure comprising $2n$ pairs of transistors, each transistor having an emitter, a collector, and a base, the emitters of the transistors in each pair being coupled in common to the collector of a corresponding one of the transistors in said n pairs of current paths,

a bias network for providing a reference voltage to the base of a first transistor in each of said $2n$ pairs of transistors in said gate structure,

$2n$ input leads, the base of the second transistor in each of said $2n$ pairs of transistors being coupled to a separate one of said $2n$ input leads, and an output circuit, the collectors of the first transistors in each of said $2n$ pairs of transistors being paralleled and those of the second transistors in each of said $2n$ pairs of transistors being paralleled and the paralleled collectors being coupled to said output circuit.

2. A logic circuit as claimed in claim 1 wherein n is four.

3. A logic circuit as hereinbefore described with reference to the accompanying drawings.

POLLAK, MERCER & TENCH,
Chartered Patent Agents,
Audrey House, Ely Place,
London EC1N 6SN,
Agents for the Applicants.

Figure 4 including T15 and T16. Use of this form of circuit in the second and third levels of the multiplexer of Figure 5 would result in a $2 V_{BE}$ drop in each level of the structure between the level above and the level below, and thus would limit the number of levels that may be fitted within the power supply range, in this case 5.2 volts, to two levels instead of three.

In the present invention, the bases of T38 and T39 are tied together in each of the four pairs of current paths in the second level, so that both paths in a single pair controlled by a particular one of the four miniterms XY, XY, XY and XY will be turned on. Only one transistor in one of the four pairs will be turned on at any one time since the on condition of the transistor in the conducting pair pulls up the potential on the emitters of the other three transistors tied in common, and thus maintains the other three pairs of transistors in the off condition. These paths of the two conducting transistors are controlled from the two Z term transistors T41, T42, the inputs to the bases of these Z term transistors being true and complementary in that one is high and the other low at any one point in time and the conducting transistor holds the other off. Because of the true and complementary fashion of operation of these two levels, only one V_{BE} drop occurs at each of the second and third levels; thus all three levels in this multiplexer are easily accommodated within the power supply range of 5.2 volts.

In addition, this organization permits each level to be more complex, i.e. to incorporate more logic, than the example shown in the drawings. For example, a second level of eight pairs could be controlled by eight minterms developed from three variables, XYM, in an eight output minterm gate, instead of the two variables X and Y shown. Each minterm would control one pair of transistors T38, T39 out of eight pairs, the conducting transistors in each pair holding the associated transistors in the other seven transistor pairs off as explained above. The third level would be expanded in similar manner. Thus, a one-of-sixteen multiplexer could be obtained having three levels and one current source.

Note also that only one current source (T43) is used to supply the selected one-of-eight current paths and that there is only a one gate delay between the input lines A-H and the output terminal E.

WHAT WE CLAIM IS:—

1. A logic circuit for transmitting the data

on any one of $2n$ input leads to one output circuit comprising:

a substantially constant current source,
a first pair of parallel current paths comprising a pair of transistors, each having an emitter, a collector, and a base, said emitters being coupled to said current source,

a first term gate for producing two outputs from one variable input, each output of said term gate being coupled to a respective base of a different one of the transistors in said first pair of current paths,

a plurality, n , of pairs of parallel current paths, each pair comprising a pair of transistors, each transistor having an emitter, a collector, and a base, the emitter of one of said transistors in each of said n pairs being coupled in common to the collector of one transistor in said first pair of current paths, the emitter of the other of said transistors in each of said n pairs being coupled in common to the collector of the other transistor in said first pair of current paths,

a plurality, n , of minterm gates for producing n outputs for a lesser plurality of variable inputs, each of the outputs of said n minterm gates being coupled to both the bases of a respective one of the pairs of transistors in said n pairs of current paths,

a gate structure comprising $2n$ pairs of transistors, each transistor having an emitter, a collector, and a base, the emitters of the transistors in each pair being coupled in common to the collector of a corresponding one of the transistors in said n pairs of current paths,

a bias network for providing a reference voltage to the base of a first transistor in each of said $2n$ pairs of transistors in said gate structure,

$2n$ input leads, the base of the second transistor in each of said $2n$ pairs of transistors being coupled to a separate one of said $2n$ input leads, and an output circuit, the collectors of the first transistors in each of said $2n$ pairs of transistors being paralleled and those of the second transistors in each of said $2n$ pairs of transistors being paralleled and the paralleled collectors being coupled to said output circuit.

2. A logic circuit as claimed in claim 1 wherein n is four.

3. A logic circuit as hereinbefore described with reference to the accompanying drawings.

POLLAK, MERCER & TENCH,
Chartered Patent Agents,
Audrey House, Ely Place,
London EC1N 6SN,
Agents for the Applicants.

