

Synchronous Memory Modules and Memory Systems with Selectable Clock Termination

Abstract of the Disclosure

Memory systems and/or memory modules allow selectable clock termination between the clock/clock buffer and components of the memory modules. Memory modules can operate in existing (emerging) memory subsystems, as well as meet the low power/low pin count needs of future memory subsystems, with no required changes to the existing/emerging systems. For 184 Pin Registered DIMMs, power savings equate to greater than 200mw/DIMM, and systems are permitted to connect DIMM clocks in serial, similar to address/control lines, thereby increasing the address/control window as well as system read loop-back timings.

(Fig. 5)



\*162162\*



\*G00002\*