

26/11/03

2603870190

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau(43) International Publication Date
12 December 2002 (12.12.2002)

PCT

(10) International Publication Number
WO 02/099865 A1(51) International Patent Classification⁷: H01L 21/3105

(21) International Application Number: PCT/US02/13884

(22) International Filing Date: 2 May 2002 (02.05.2002)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
09/873,810 4 June 2001 (04.06.2001) US

(71) Applicant: MOTOROLA, INC. [US/US]; 1303 East Algonquin Road, Schaumburg, IL 60196 (US).

(72) Inventors: TRAVIS, Edward, O.; 4506 Eby Lane, Austin, TX 78731 (US). CHHEDA, Sejal, N.; 11901 Hobby Horse Court #1723, Austin, TX 78758 (US). TIAN, Ruiqi; 14001 Lampting Drive, Pflugerville, TX 78660 (US).

(74) Agents: KOCH, William, E.; Motorola, Inc., Intellectual Property Section, 7700 West Parmer Lane, MD: TX32/PL02, Austin, TX 78729 et al. (US).


(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZM, ZW.(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

[Continued on next page]

(54) Title: METHOD OF FORMING AN INTEGRATED CIRCUIT DEVICE USING DUMMY FEATURES AND STRUCTURE THEREOF



(57) Abstract: A method for forming an integrated circuit device having dummy features (14) and the resulting structure are disclosed. One embodiment comprises a first active feature (25) separated from a substantially smaller second active feature (12) by a dummy-available region void of active features. Within the dummy-available region and in close proximity to the second active feature exists a dummy feature (14).

WO 02/099865 A1



ACTION

WO 02/099865 A1

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.