



159159

1

Separation of Semiconductor Devices for Light Emission

Technical Field

- 5 This invention relates to the separation of semiconductor devices for light emission and refers particularly, though not exclusively, to the separation of such semiconductor devices after removal of a sapphire substrate.

10 Background

- GaN semiconductor devices such as, for example, light emitting diodes ("LEDs"), laser diodes, photo detectors, transistors, switches, and so forth, are widely used in many applications. Well known applications include, but are not limited to, traffic signals, 15 mobile telephone display backlighting, liquid crystal display ("LCD") back lighting, flash lights for cameras, and so forth. The fabrication of gallium nitride semiconductors for use as LEDs, laser diodes or lighting, gives relatively low productivity. Also, known techniques result in semiconductor devices with a light output that is not optimized.

20

Summary

- According to an exemplary aspect there is provided a method of fabricating semiconductor devices for light emission. The method comprises providing a 25 substrate with a plurality of epitaxial layers mounted on the substrate and separating the substrate from the plurality of epitaxial layers while the plurality of epitaxial layers is intact. This preserves the electrical and mechanical properties of the plurality of epitaxial layers. Subsequent to separation of the substrate, a first stage of device isolation is performed by trench etching along edges of each mesa.

30

After the first stage of device isolation the method may further comprise pad etching. After pad etching a final stage of die isolation may be performed.

- Prior to the first stage of die isolation a photoresist layer may be applied to protect 35 regions of an n-type layer of the plurality of epitaxial layers during the etching process. Following the first stage of die isolation a first SiO₂ layer may be exposed around the mesa, and the photoresist layer may be removed. A second layer of SiO₂ may be applied



G00002

over the exposed surfaces of the first SiO₂ layer, the sides of the n-type layer, and a center of the n-type layer. Pad etching may take place to remove the second SiO₂ layer to expose part of the surface of the n-type layer. A further photoresist layer may be applied over exposed surfaces of the second SiO₂ layer and the center of the exposed surface of the n-type layer leaving a gap for etching of the exposed surface of the n-type layer. Etching may take place through the gap to surface texture the exposed surface of the n-type layer. The further photoresist layer may be removed. A new photoresist layer may be applied. Etching may take place to expose ends of thick patterns.

After die isolation an array of n-type ohmic contacts may be formed on the n-type layer. The method may further comprise die separation as a final step in the process.

The method may further comprise: prior to separation of the substrate from the plurality of epitaxial layers, forming at least one seed layer on the plurality of epitaxial layers, and forming an outer layer on the at least one seed layer, the outer layer being relatively thick and being for at least one selected from the group consisting of: a structural support, a heat sink, a heat dissipater, a current dissipater, and as a terminal, for the semiconductor devices.

Before the at least one seed layer is formed:

- (a) a p-type metal ohmic contact layer may be applied to a p-type layer of a plurality of epitaxial layers;
- (b) a layer of an oxide may be applied over the p-type metal ohmic contact layer and the p-type layer;
- (c) the oxide layer may be removed from above the metal ohmic contact layer; and
- (d) the at least one seed layer may be deposited on the oxide layer and the metal ohmic contact layer.

After (d) and before the outer layer is formed, the thick patterns may be applied to the at least one seed layer, the outer layer being formed between the thick patterns. The thick patterns may reduce the area of the outer layer to the size of a cell for each device, and may reduce stress in the outer layer.

35

Brief Description of Drawings

In order that the present invention may be fully understood and readily put into practical effect, there shall now be described by way of non-limitative example only exemplary embodiments of the present invention, the description being with reference to the accompanying illustrative drawings.

5

In the drawings:

Figure 1 is a non-scale schematic, cross-sectional view of a semiconductor at a first stage in the fabrication process;

10 Figure 2 is a non-scale schematic, cross-sectional view of a semiconductor at a second stage in the fabrication process;

Figure 3 is a non-scale schematic, cross-sectional view of a semiconductor at a third stage in the fabrication process;

Figure 4 is a non-scale schematic, cross-sectional view of a semiconductor at a fourth stage in the fabrication process;

15 Figure 5 is a non-scale schematic, cross-sectional view of a semiconductor at a fifth stage in the fabrication process;

Figure 6 is a non-scale schematic, cross-sectional view of a semiconductor at a sixth stage in the fabrication process;

20 Figure 7 is a non-scale schematic, cross-sectional view of a semiconductor at a seventh stage in the fabrication process;

Figure 8 is a non-scale schematic, cross-sectional view of a semiconductor at an eighth stage in the fabrication process;

Figure 9 is a non-scale schematic, cross-sectional view of a semiconductor at a ninth stage in the fabrication process;

25 Figure 10 is a non-scale schematic, cross-sectional view of a semiconductor at a tenth stage in the fabrication process;

Figure 11 is a non-scale schematic, cross-sectional view of a semiconductor at an eleven stage in the fabrication process;

30 Figure 12 is a non-scale schematic, cross-sectional view of a semiconductor at a twelfth stage in the fabrication process;

Figure 13 is a non-scale schematic, cross-sectional view of a semiconductor at a thirteenth stage in the fabrication process;

Figure 14 is a non-scale schematic, cross-sectional view of a semiconductor at a fourteenth stage in the fabrication process;

35 Figure 15 is a non-scale schematic, cross-sectional view of a semiconductor at a fifteenth stage in the fabrication process; and

Figure 16 is a non-scale schematic, cross-sectional view of a semiconductor at a sixteenth stage in the fabrication process.

5 Detailed Description of the Exemplary Embodiments

The GaN devices described below are fabricated from epitaxial wafers that consist of a stack of thin semiconductor layers (called epitaxial layers) on a sapphire substrate. The composition and thickness of the epitaxial layers depends on the wafer design, and determine the light colour (wavelength) of light that will be emitted by the devices that are fabricated from the wafer. Usually a thin buffer layer is first deposited on the sapphire substrate with a thickness often in the range 10 to 30 nm, and can be either AlN or GaN. In this specification this layer is not described or illustrated. On top of the thin buffer layer, other layers made of GaN, AlGaIn, InN, InGaIn, AlGaInN, and so forth, are deposited. To achieve high wafer quality, n-type layers are often deposited on the buffer layer, followed by an unintentionally doped active region. Finally, p-type doped layers are deposited. The active region is usually a double heterostructure made of a single quantum well, or multiple quantum wells and is for light generation. But it may be in other forms such as, for example, quantum dots. The deposition of epitaxial layers is usually by metal organic chemical vapor deposition ("MOCVD") or molecular beam epitaxy ("MBE"). The thickness of the epitaxial layers is in the range from a few nanometers to a few microns.

The process starts after the sapphire substrate 4 has applied to it the n-type layer 3 of gallium nitride (GaN), the quantum well or active layer 2, and the p-type layer 1 of GaN. The p-type layer 1 is relatively thin – normally no more, but preferably less, than 1 micron. A p-metal layer 5 is then applied over the p-type layer 1. The p-type metal layer 5 may be of nickel-gold (NiAu) or other suitable metal and is preferably relatively thin so that it is transparent. Alternatively, it may be reflective. More preferably it acts as a diffusion barrier to prevent or minimize diffusion into the epitaxial layers 1, 2 and 3.

Standard photolithography and etching are then used to pattern layer 5. This is done by applying a thin layer of photoresist (layer 6(a) in Figure 2) on to metal layer 5, followed by resist exposure and development. The resist pattern 6(a) serves as an etching mask for etching the metal layer 5. The etching may be by wet chemical etching or plasma dry etching (see Figure 2). The photoresist 6(a) is then removed. The patterned layer 5 that

remains on the surface of p-type GaN layer 1 will serve as an Ohmic contact layer to the p-type GaN layer 1. Annealing may take place either before or after layer 5 is patterned.

5 A layer 7 of silicon dioxide (SiO_2) is deposited over the remaining p-metal layer portions 5 and the p-type GaN layer 1 (Figure 3) by a standard thin film deposition method.. This may be by plasma enhanced chemical vapor deposition ("PECVD"), sputtering, evaporation, or other suitable techniques.

10 As shown in Figure 4, a second photoresist layer 6(b) is applied over the oxide layer 7. The resist is then patterned and serves as mask for patterning the oxide layer 7. Wet etching or dry etching (plasma etching) of the oxide layer 7 is carried out. The oxide 7 in the areas 7(a) where there is no photoresist 6(b) is removed, while oxide 7 protected by the resist 6(b) remains after etching. The patterned second resist layer 6(b) is larger in area than the NiAu layer 5 so that the SiO_2 layer 7 remaining extends across the NiAu layer 5 and down the sides of NiAu layer 5 to the p-type GaN layer 1, as shown in Figure 4.

20 As shown in Figure 5, the second resist layer 6(b) is removed. The patterned oxide 7 in Figure 5 serves as the dry etching mask to define the mesa on which the device is subsequently formed.

Seed layer deposition follows, as is shown in Figure 5. The seed layer 8 is of different metal layers, preferably three different metal layers, as shown. The first seed layer 11 contacts with and adheres well to the NiAu layer 5 and the SiO_2 layer 7. It may be of chromium or titanium. It is followed by second layer 10 and third layer 9 of tantalum and copper respectively. Other materials may be used. The first seed layer 11 preferably has good reflectivity for the reflection of light generated in the light emitting device. The second seed layer 10 acts as a diffusion barrier, preventing copper or other materials placed on top of it (such as, for example, the third seed layer 9) from diffusing into the Ohmic contact layer 5 and the semiconductor epitaxial layers 1, 2, 3. The third seed layer 9 acts as a seeding layer for subsequent layer formation.

35 The coefficients of thermal expansion of the seed layers 9, 10, 11 may be different from that of GaN which is 3.17. While the thermal expansion coefficients of the Ohmic contact layers (Ni and Au) are also different from that of GaN (they are 14.2 and 13.4 respectively), they are relatively thin (a few nanometers) and do not pose serious stress problems to the underlining GaN epitaxial layers. However, a copper layer to be added

later may be as thick as hundreds of microns and thus may cause severe stress problems. Thus, the seed layers 9, 10, 11 can be used to buffer the stress. This may be by one or more of:

- (a) by having sufficient flexibility to absorb the stress,
- 5 (b) by having sufficient internal slip characteristics to absorb the stress,
- (c) by having sufficient rigidity to withstand the stress, and
- (d) by having graded thermal expansion coefficients.

10 In the case of graded thermal coefficients, that of the first layer 11 is preferably less than that of the second layer 10, and that of the second layer 10 is preferably less than that of the third layer 9. For example, the first layer 11 may be chromium with a coefficient of thermal expansion of 4.9, the second layer 10 may be tantalum with a coefficient of thermal expansion of 6.3, and the third layer 9 may be copper with a coefficient of thermal expansion of 16.5. In this way the coefficients of thermal expansion are graded from the
15 Ohmic contact 5 and SiO₂ layer 7 to the third copper layer 9. An alternative is to have coefficients of expansion that differ such that at the temperatures concerned, one metal layer expands while another contracts.

20 If the outer, copper layer 9 was applied directly to the SiO₂ layer 7 and Ohmic contact 7, the differences in their thermal expansion rates may cause cracking, separation, and/or failure. By depositing a plurality of seed layers 9, 10 and 11 of different materials, particularly metals each having a different coefficient of thermal expansion, the stresses of thermal expansion are spread through the layers 9, 10 and 11 with the resultant lower likelihood of cracking, separation and/or failure. The first seed layer 11 should be of a
25 material with a relatively low coefficient of thermal expansion, whereas the final layer 9 may have a higher coefficient of thermal expansion. If there are intermediate layer(s) 10, the intermediate layer(s) should have coefficient(s) of expansion between those of layers 11 and 9, and should be graded from that of the first layer 11 to that of the final layer 9. There may be no intermediate layer 10, or there may be any required or desired number
30 of intermediate layers 10 (one, two, three and so forth).

Alternatively, the seed layers 9, 10 and 11 may be replaced by a single layer of dielectric such as, for example, AlN with vias or holes therethrough to enable the copper layer 9 to connect to the p-type metal layer 5.

35

For patterned plating of a relatively thick metal such as copper that will serve as the new substrate, electrical contact, heat dissipater, current dissipater, heat-sink and physical

support after the removal of the original substrate 4, a pattern of thick resists 12 is applied to or in the outer third seed layer 9 by standard photolithography (Figure 6). The thick metal layer 29 is formed in the regions 30 between and as defined by the thick resists 12 (Figure 7). The thick layer 29 may be formed by electroplating, and may be formed over the thick resists 12 to form a single metal support layer 29. As the p-type layer 1 is relatively thin, the heat generated in active layer 2 is more easily able to be conducted to the thick layer 30.

Alternatively, before the application of the thick resists 12, the third seed layer 9 may be partially etched in the center of the street 31 between the mesas 32 for the formation of the thick photoresists 12 (Figure 6) and plating of the main copper layer 29 (Figure 7). This has the advantage of improved adhesion.

The resists 12 may be of a material such as, for example, SU-8. The pattern of the resists 12 defines the ultimate shape and size of the devices.

If blank plating (as opposed to patterned plating) is carried out to form the thick layer 29, the stress in the thick layer 29 builds up, and causes problems. By using patterned plating for the thick layer 29, the area of the thick layer 29 is effectively reduced to the size of the cell for each device, and thus the stress is reduced.

The removal or lift-off of the sapphire substrate 4 then takes place (Figures 8 and 9). A laser 37 is used to apply a beam 36 and through the sapphire substrate 4 to the interface between the sapphire substrate 4 and n-type GaN layer 3 to separate the sapphire substrate 4 from the n-type GaN layer 3. As a result, the sapphire substrate 4 is removed from the plurality of epitaxial layers while the plurality of epitaxial layers is intact. This preserves the electrical and mechanical properties of the plurality of epitaxial layers.

This exposes the lowermost surface 13 of the n-type GaN layer 3. It is preferred for lift-off of the substrate 4 to take place while the epitaxial layers are intact to improve the quality of removal, and for structural strength. By having the epitaxial layers intact at the time of removal the electrical and mechanical properties of the epitaxial layers are preserved.

As shown in Figure 10, the individual devices are then isolated from each other by trench etching from the newly exposed surface along the edges 40 of the mesa 39, as shown in Figures 12 to 14, with a photoresist layer 41 protecting the regions of the n-type GaN-

layer 3 during the etching process. This leaves the SiO₂ layer 7 exposed around the mesa 39. The resist 41 is then removed.

Alternatively, the lowermost surface 13 of the n-type layer 3 may be cleaved at locations in alignment with the photoresists 12 and the dies separated. This is of advantage for laser diodes as the exposed side surfaces of the n-type layer 3 are substantially parallel, thus causing a large amount of total internal reflection. This acts as a light amplification system for improved, and directed, light output.

A layer 42 of SiO₂ is applied over the exposed surfaces of the SiO₂ layer 7, the sides of the n-type GaN layer 3, and the center of the n-type GaN layer 3 (Figure 11). Pad etching then takes place to remove the SiO₂ layer to expose the surface 13 of the n-type layer 3.

A further resist layer 43 is applied over the exposed surfaces of the SiO₂ layer 42 and the center of the exposed surface 13 leaving a gap 16 for etching of the exposed surface 13. Etching takes place through the gap 16 to surface texture the exposed surface 13.

The resist 43 is removed and a new resist layer 44 is applied over all exposed lower-surfaces except those aligned with thick patterns 12. Etching then takes place (Figure 14) through the SiO₂ layers 42 and 7, and seed layers 8, until the ends of the thick patterns 12 are exposed.

A layer or layers 18 of metals are then applied over the resist 44 with the layer 18 having a gap 17 at the center of the n-type GaN layer 3 so that the layers 18 are applied directly to the GaN layer 3 (Figure 15). The resist layer 44, with the layer 18 attached, is removed leaving the layer 18 attached to the center 17 of the n-type GaN layer 3 where gap 17 was previously located. The layers 18 may be one or more layers. All layers 18 may be the same or different. They may be, for example, 18(a) titanium, 18(b) aluminum, 18(c) titanium and 18(d) gold, respectively.

The copper layer 29 is then polished flat (Figure 16). The dies are then each separated by physical separation as the patterns 12 do not adhere to the copper of the thick layer 29.

In this way the seed layers 11, 10, 9 and the copper layer 29 act as reflectors to increase light output, with copper layer 29 being one terminal, thus not interfering with light output. The second terminal is layer 18 on the n-type layer 3 of GaN.

- 5 Whilst there has been described in the foregoing description preferred embodiments of the present invention, it will be understood by those skilled in the technology concerned that many variations or modifications in details of design or construction may be made without departing from the present invention.

CLAIMS

1. A method of fabricating semiconductor devices for light emission, the method comprising:
5 providing a substrate with a plurality of epitaxial layers mounted on the substrate;
 separating the substrate from the plurality of epitaxial layers while the plurality of epitaxial layers are intact while preserving electrical and mechanical properties of the plurality of epitaxial layers; and
10 subsequent to separation of the substrate, a first stage of device isolation is performed by trench etching along edges of each mesa.
2. A method as claimed in claim 1, wherein after the first stage of device isolation the method further comprises pad etching.
- 15 3. A method as claimed in claim 2, wherein after pad etching a final stage of die isolation is performed.
- 20 4. A method as claimed in any one of claims 1 to 3, wherein prior to the first stage of die isolation a photoresist layer is applied to protect regions of an n-type layer of the plurality of epitaxial layers during the etching process.
- 25 5. A method as claimed in claim 4, wherein following the first stage of die isolation a first SiO₂ layer is exposed around the mesa, and the photoresist layer is removed.
- 30 6. A method as claimed in claim 5, wherein a second layer of SiO₂ is applied over the exposed surfaces of the first SiO₂ layer, the sides of the n-type layer, and a center of the n-type layer and pad etching takes place to remove the second SiO₂ layer to expose part of the surface of the n-type layer.
- 35 7. A method as claimed in claim 6, wherein a further photoresist layer is applied over exposed surfaces of the second SiO₂ layer and the center of the exposed surface of the n-type layer leaving a gap for etching of the exposed surface of the n-type layer; etching taking place through the gap to surface texture the exposed surface of the n-type layer.

8. A method as claimed in claim 7, wherein the further photoresist layer is removed and a new photoresist layer is applied and etching takes place to expose ends of thick patterns.
- 5 9. A method as claimed in any one of claims 4 to 8, wherein after die isolation an array of n-type ohmic contacts is formed on the n-type layer.
- 10 10. A method as claimed in claim 8 further comprising die separation as a final step in the process.
- 15 11. A method as claimed in any one of claims 8 to 10 further comprising: prior to separation of the substrate from the plurality of epitaxial layers, forming at least one seed layer on the plurality of epitaxial layers, and forming an outer layer on the at least one seed layer, the outer layer being relatively thick and being for at least one selected from the group consisting of: a structural support, a heat sink, a heat dissipater, a current dissipater, and as a terminal, for the semiconductor devices.
- 20 12. A method as claimed in claim 6, wherein before the at least one seed layer is formed:
- (a) a p-type metal ohmic contact layer is applied to a p-type layer of a plurality of epitaxial layers;
 - (b) a layer of an oxide is applied over the p-type metal ohmic contact layer and the p-type layer;
 - 25 (c) the oxide layer is removed from above the metal ohmic contact layer; and
 - (d) the at least one seed layer is deposited on the oxide layer and the metal ohmic contact layer.
- 30 13. A method as claimed in claim 12, wherein after (d) and before the outer layer is formed, the thick patterns are applied to the at least one seed layer, the outer layer being formed between the thick patterns.
- 35 14. A method as claimed in claim 13, wherein the thick patterns reduce the area of the outer layer to the size of a cell for each device, and reduce stress in the outer layer.