



(51) International Patent Classification:
H04J 3/06 (2006.01)

(21) International Application Number: PCT/US2012/056948

(22) International Filing Date: 24 September 2012 (24.09.2012)

(25) **Filing Language:** English

(26) **Publication Language:** English

(30) Priority Data:
61/538,089 22 September 2011 (22.09.2011) US

(71) **Applicant** (for all designated States except US): **AVIAT NETWORKS, INC.** [US/US]; 5200 Great America Parkway, Santa Clara, CA 95054 (US).

(72) **Inventors; and**

(71) **Applicants (for US only): SECKER, Philip** [NZ/NZ]; 75A Kirton Drive, Upper Hutt (NZ). **VANN, Emerick** [US/US]; 11447 Rampart Drive, Dublin, CA 94568 (US).

(74) **Agents:** KLOKE, Daniel C. et al.; Sheppard, Mullin, Richter & Hampton LLP, 379 Lytton Avenue, Palo Alto, CA 94301 (US).

(81) Designated States (*unless otherwise indicated, for every kind of national protection available*): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.


(84) Designated States (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report (Art. 21(3))

(54) Title: SYSTEMS AND METHODS FOR SYNCHRONIZATION OF CLOCK SIGNALS

FIG. 5



(S7) Abstract: A terminal of an exemplary transmitting device is configured to receive an initial clock signal. A first phase lock loop is configured to lock a phase of an initial periodic signal with a phase of the initial clock signal. A transmitting data block interface is configured to provide the plurality of data blocks with samples of the initial periodic signal to a receiving device. An exemplary receiving device includes a receiving data block interface configured to receive the plurality of data blocks. A second phase lock loop is configured to recreate the initial periodic signal and lock a phase of the recreated periodic signal with a phase of the samples of the initial periodic signal. The clock signal generator is configured to recreate and provide the initial clock signal. The recreated clock signal is synchronized to the initial clock signal based on the phase of the recreated periodic signal.