

(51) International Patent Classification:
H03K 17/96 (2006.01)(21) International Application Number:
PCT/SG2014/000482(22) International Filing Date:
14 October 2014 (14.10.2014)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
61/892,689 18 October 2013 (18.10.2013) US(71) Applicant: **NANYANG TECHNOLOGICAL UNIVERSITY** [SG/SG]; 50 Nanyang Avenue, Singapore 639798 (SG).(72) Inventors: **CHAN, Pak Kwong**; c/o Nanyang Technological University, 50 Nanyang Avenue, Singapore 639798 (SG). **WANG, Yan Mei**; c/o Nanyang Technological University, 50 Nanyang Avenue, Singapore 639798 (SG). **LI, King Ho, Holden**; c/o Nanyang Technological University, 50 Nanyang Avenue, Singapore 639798 (SG).(74) Agent: **VIERING, JENTSCHURA & PARTNER LLP**; P.O. Box 1088, Rochor Post Office, Rochor Road, Singapore 911833 (SG).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.


(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:

— with international search report (Art. 21(3))

(54) Title: CIRCUIT ARRANGEMENT AND METHOD OF OPERATING THE SAME

FIG. 2



(57) Abstract: A circuit arrangement may include a charge sensing stage and an input stage coupled to the charge sensing stage. The input stage may include an input switching mechanism configured to provide a first charge signal to the charge sensing stage when a first control signal is applied and to provide a second charge signal to the charge sensing stage when a second control signal is applied. The circuit arrangement may further include an output stage coupled to the charge sensing stage. The output stage may include a first output node, a second output node and an output switching mechanism configured to couple the charge sensing stage to the first output node when a third control signal is applied to the output switching mechanism and to couple the charge sensing stage to the second output node when a fourth control signal is applied to the output switching mechanism.