

Proving Safe Operation

The invention relates to proving safe operation of electronic, particularly solid state electronic circuits.

5

It is an object of this invention to provide a method and apparatus for continuously proving correct operation of such electronic circuits and to ensure failure to safety of electronic circuits and systems in a railway control arrangement whilst avoiding conventional parallel redundancy arrangements.

10

The invention is particularly useful in systems where a decision concerning safety is based upon the output signal, so that incorrect operation of the signal processing circuits producing that signal can directly affect the safety of the system. For example, a mass transit system, such as an underground railway, having an automatic train protection system in which a coded signal representing safe maximum train speed is transmitted to the train for analysis by the train and comparison with a signal representing the measured speed of the train. If the coded signal is incorrectly decoded or is corrupted before comparison then a wrong decision concerning the maximum speed at which it is safe for the train to travel may be the result.

15

20

25

Also in the railway signalling field, the invention may be useful in coded track circuits in which a coded signal is transmitted between a track circuit transmitter and track circuit receiver via the running rails. When the section of rails, i.e. the track section, is unoccupied the signal reaches the receiver, but when a train is present in the section the rails are electrically shorted together thus preventing propagation of the signal along the section. The

30

35

present invention may be applied to the receiver apparatus in order to verify its correct operation at all times. A railway track circuit receiver of this type to which the invention may be applied is described in Applicant's published U.K. Patent Application
5 Serial No. 2,114,342.

According to the invention there is provided a method of continuously proving safe operation of an electronic
10 circuit capable of providing an output signal containing a frequency component corresponding to an input proving signal having a predetermined frequency comprising the steps of generating a continuous proving signal of said predetermined frequency, superimposing said
15 proving signal on the normal input to the circuit, detecting in the output of the circuit a continuous signal having said predetermined frequency, and producing in response to detection of said signal a control signal connected to operate means connected to
20 pass or inhibit the output from the electronic circuit in a sense to pass the output only when and for as long as a signal having said proving signal frequency is identified in the output.

25 In one form of the invention the steps of searching for and identifying the proving signal involve sampling the output, digitising the samples and using them as starting level data in the evaluation of a fast or discrete Fourier transform algorithm by means of a
30 digital microprocessor.

Apparatus for carrying out the methods of the invention is also provided.

The invention and how it may be carried into practice
35 will now be described, by way of example only, with reference to the accompanying drawings in which:

Figs. 1(a) and 1(b) schematically illustrate two alternative arrangements in which safe operation of signal processing circuits is proved by use of a proving signal.

Fig. 2 shows a schematic block diagram of a jointless track circuit receiver employing cyclic redundancy in a microprocessor track signal processing circuit.

This method is particularly useful for continuously proving the safe operation of electronic circuits which are difficult or too complex to design to possess inherent fail-safe characteristics and where it is wished to avoid the expense, for example, of resorting to parallel redundancy techniques. In railway signalling there are numerous instances where advantage may be derived by adopting microprocessor circuits to perform various signal processing functions, versatility, adaptability and economy through standardisation to mention just three. In particular microprocessors because of their speed of operation may carry out several other tasks without incurring real time penalties in connection with the basic function.


However, microprocessors in common with other solid-state electronic circuits are not normally constructed to completely fail-safe designs and additional precautions have to be employed where a possible output failure state is potentially unsafe, this is normally referred to as a potential wrong side failure state.

The method is particularly convenient, although not exclusively, for proving safe operation of a microprocessor (or like circuit) arranged to carry out a frequency spectrum analysis of the normal input

signals. In such circumstances the special search step associated with the proving signal is merged with the processing operation concerning the normal signal, so that the two operations are performed by the same apparatus. Such an embodiment as this finds application in both railway track circuit receivers, and in automatic train protection system receivers.

The signal search apparatus need not however form part of the main signal path. For instance in a railway track circuit transmitter, the proving signal search processor forms a circuit branch connected with the transmitter output signal and operates to prove safe operation of the encoding circuit utilising the carrier frequency as the proving signal.

One of the major safety factors of an a.c. track circuit, in which the basic track signal comprises a carrier signal the frequency of which is selected from several alternative frequencies, is correct generation of the carrier frequency. An incorrect frequency could lead to the receiver of an adjacent track circuit being energised and its associated track occupancy relay being picked-up. By designating the carrier signal as



the proving signal and checking the transmitter output, not only are the transmitter modulating and encoding circuits proved to be operating correctly but also the carrier signal generator is checked.

5

The invention will now be described in further detail by reference to several examples illustrated in the drawings in which:

10 Fig. 1 (a) shows part of a circuit which used as a receiver for a coded railway track circuit. The receiver is divided into input buffer circuits in block 1, a microprocessr in block 2, and output buffer circuits in block 3. The data input or receiver signal
15 input 4, in a coded track circuit comprises a carrier signal which is amplitude modulated by a transmitter identifying signal frequency. In the example being described the input buffer 1 contains analogue-to-digital and sample-and-hold circuits
20 constructed using operational-amplifiers and other proprietary integrated circuits which have inherently unpredictable failure modes so that the failed state of any individual component and of the overall circuit cannot be predicted in advance and these are
25 conventionally classified as "non-safe". The microprocessor 2 is programmed to perform a frequency spectrum analysis, e.g. by means of a Fast Fourier Transform upon the data samples produced by the sample-and-hold circuits. The output of microprocessor
30 2 is in the form of an electronic histogram comprising a representation of the signal levels found in each of a multiplicity of frequency spectrum bandwidth elements or frequency "bins". The output buffer 3 may contain circuits responsive to signal levels above a
35 predetermined threshold in predetermined ones of the frequency bins.

A proving signal comprising a signal of fixed frequency and amplitude level is generated by a proving signal generator, indicated at block 5, and superimposed upon the track circuit receiver input or data input 4 in order that it may also be processed by the input buffer 1 and the microprocessor 2. Amongst the circuits receiving the microprocessor output there is now also arranged a circuit responsive to the frequency of the proving signal, e.g. within output buffer 3, which is connected to control means (not shown) for inhibiting the output of the microprocessor or suspending operation of the circuit.

In operation of this arrangement the proving signal responsive circuit is arranged to sense the proving signal frequency, and providing a signal of this frequency and having greater than a predetermined threshold amplitude is detected the microprocessor etc. is permitted to continue operation. However, should the amplitude at the proving signal frequency fall below the predetermined threshold the circuit immediately inhibits or suspends operation of the receiver. An output gating arrangement suitable for carrying out this function is described in the Applicant's published Application GB 2 146 470 A.

Referring now to Fig. 1(b) in which like parts have like references the circuits of the input buffer 1 are of fail-safe design, by which it is meant that the failure states of all the circuits included are predictable and are known. Thus, the state which the input to microprocessor block 2 is known and may be arranged to ensure that the consequential output occupies the most safe state. However, the microprocessor itself is still of "non-safe" design and for that reason the proving signal from block 5 is now superimposed upon the input to the microprocessor 2 for

processing as before, also the remainder of the circuit arrangement operates as before.

How the proving signal circuits may be realised in practice will now be described in greater detail with reference to Figs 2 and 3, in the context of an automatic train protection system similar to that described in the Applicants above mentioned U.K. Patent No. 2,017,991.

Referring now to parts (a), (b) and (c) of Fig. 2 there is shown a block diagram of a jointless track circuit receiver similar to that described in the above mentioned co-pending application. The track signal 4 comprises a frequency modulated carrier signal which is connected to the input of the receiver 1 connected to a band-pass filter 1a and a limiting amplifier 1b which are both of traditional fail-safe design, i.e. both circuits have predictable failure modes which result in a steady state d.c. voltage output. The output from amplifier 1b is connected to one input of a mixer 6, the other input of which is a continuous proving tone signal derived from a crystal oscillator 5a and frequency divider 5b. The raw input data for a microprocessor 2 is collected by analogue to digital circuits and sample and hold circuits generally indicated by block reference 2a. The circuits of mixer 6, microprocessor 2 and block 2a are, in the example being described, large scale integrated circuits which consequently have unpredictable failure modes and therefore are subjected to testing during each operational cycle of microprocessor 2.

There is also shown in Fig. 2 at (b) and (c) respectively the amplitude levels of mixer 6 output signals of an unoccupied and an occupied track section.

As mentioned the Applicant's published Application GB 2,146,670A describes a gating arrangement for inhibiting or disqualifying an output suitable for use in conjunction with the present invention and,
5 for further information, reference is directed to the corresponding publication of the mentioned application,

10

15

20

25

30


35

(19)



CLAIMS

1. A method of continuously proving correct operation of an electronic circuit capable of providing an output signal containing a frequency component corresponding to an input proving signal having a predetermined frequency comprising the steps of generating a continuous proving signal of said predetermined frequency, superimposing said proving signal on the normal input to the circuit, detecting in the output of the circuit a continuous signal having said predetermined frequency, and producing in response to detection of said signal a control signal connected to operate means connected to pass or inhibit the output from the electronic circuit in a sense to pass the output only when and for as long as a signal having said proving signal frequency is identified in the output.
2. A method according to Claim 1, wherein the superimposed proving signal comprises an alternating signal having characteristics of predetermined frequency and amplitude.
3. A method according to Claim 2 wherein the step of searching for the characteristics of the proving signal includes the process of transforming the output signal from the time domain into the frequency domain and detecting the amplitude level of a frequency bandwidth element corresponding to the characteristic frequency.
4. A method according to Claim 3 wherein the process of transformation of an output signal includes periodically sampling the output signal to form a finite number of analogue signal samples, digitising said samples and using said samples as a starting level data in the evaluation of a fast or discrete Fourier transform algorithm.



(20)

5. Apparatus for performing the method of Claims 1 to 4 of continuously proving correct operation of an electronic circuit capable of providing an output signal containing a frequency component corresponding to an input signal comprising
- 5 means for generating continuously a proving signal having said predetermined frequency, means connected with the output of the generating means and the normal input of the electronic circuit for superimposing the
- 10 proving signal on said normal input, detecting means connected with the output of the electronic circuit, said detecting means being responsive to the presence in the output of the electronic circuit of a signal having said predetermined frequency and being
- 15 operative to produce an inhibit control signal, and means responsive to said inhibit control signal to pass or inhibit the output from the circuit only when and for as long as a signal having the proving signal frequency is detected in the output.
- 20 6. Apparatus according to Claim 5 wherein the means for detecting the characteristics of the proving signal is operative to transform the output signal produced by the electronic circuit from the time domain into the frequency domain.
- 25 7. Apparatus according to Claim 6 wherein the means operative to perform the transform comprises means arranged to evaluate a fast or discrete Fourier transform algorithm.
- 30 8. Apparatus according to any one of Claims 5 to 7 operatively connected in a railway jointless track circuit transmitter to prove safe operation of said transmitter wherein the apparatus is connected with the
- 35 output signal path of the transmitter.



- 11 -

9. Apparatus according to any one of Claims 5 to 7
operatively connected in a railway jointless track
circuit receiver to prove safe operation of means for
detecting components of a complex received signal
5 wherein a proving signal is superimposed upon a
received track circuit signal.

10. Apparatus according to any one of Claims 5 to 7
operatively connected in a railway automatic train
10 protection receiver to prove safe operation of means
for receiving and decoding a train protection signal.

11. Apparatus for carrying out the described method of
proving correct operation substantially as described
15 with reference to the accompanying drawings.

20

25

30

35