



G00002

1

HIGH DEFINITION TELEVISION VESTIGIAL SIDEBAND RECEIVER

This invention concerns a receiver system for processing a high definition television signal, eg., of the VSB-modulated type proposed
5 by the Grand Alliance in the United States.

The recovery of data from modulated signals conveying digital information in symbol form usually requires three functions at a receiver: timing recovery for symbol synchronization, carrier
10 recovery (frequency demodulation to baseband), and channel equalization. Timing recovery is a process by which a receiver clock (timebase) is synchronized to a transmitter clock. This permits a received signal to be sampled at optimum points in time to reduce slicing errors associated with decision-directed processing of received
15 symbol values. Carrier recovery is a process by which a received RF signal, after being frequency down converted to a lower intermediate frequency passband (eg., near baseband), is frequency shifted to baseband to permit recovery of the modulating baseband information. Adaptive channel equalization is a process by which the effects of
20 changing conditions and disturbances in the signal transmission channel are compensated for. This process typically employs filters that remove amplitude and phase distortions resulting from frequency dependent time variant characteristics of the transmission channel, to provide improved symbol decision capability.

25

In accordance with the principles of the present invention, a system for processing a received Vestigial Sideband (VSB) modulated signal containing high definition television information includes a digital demodulator responsive to a pilot signal component in the



166166

received HDTV signal. The digital demodulator includes a phase control loop comprising a digital phase control network for producing the demodulated signal at an output in response to a control signal, a data downsampler coupled to the
5 output of the phase control network for producing a downsampled version of the signal at the phase control network output, and a phase detector for producing the control signal in response to the downsampled signal.

Brief Description of the Drawing

10

Figure 1 is a block diagram of a portion of a high definition television (HDTV) receiver including apparatus according to the principles of the present invention.

Figure 2 depicts a data frame format for a VSB modulated signal according
15 to the Grand Alliance HDTV system in the United States.

Figure 3 shows details of a digital demodulator/carrier recovery network in Figure 1.

Figure 4 shows details of a segment sync detector and symbol clock recovery network in Figure 1.

20 Figure 5 depicts a signal waveform helpful in understanding the operation of the network in Figure 4.

Figure 6 shows details of a compensation network for removing a DC offset in the symbol datastream processed by the system of Figure 1.

25 Figure 7 shows details of an NTSC co-channel interference detection network in the system of Figure 1.

Figure 8 shows a frequency spectrum associated with the operation of the network in Figure 7.

In Figure 1, a terrestrial broadcast analog Input HDTV signal is processed by an input network 14 including RF tuning circuits and an intermediate frequency (IF) processor 16 including a double
5 conversion tuner for producing an IF passband output signal, and appropriate automatic gain control (AGC) circuits. The received signal is a carrier suppressed 8-VSB modulated signal as proposed by the Grand Alliance and adopted for use in the United States. Such a VSB signal is represented by a one-dimensional data symbol constellation
10 wherein only one axis contains quantized data to be recovered by the receiver. To simplify the Figure, not shown are signals for clocking the illustrated functional blocks.

As described in the Grand Alliance HDTV System Specification
15 dated April 14, 1994, the VSB transmission system conveys data with a prescribed data frame format as shown in Figure 2. A small pilot signal at the suppressed carrier frequency is added to the transmitted signal to help achieve carrier lock at a VSB receiver. Referring to Figure 2, each data frame comprises two fields with each field
20 including 313 segments of 832 multilevel symbols. The first segment of each field is referred to as a field sync segment, and the remaining 312 segments are referred to as data segments. The data segments typically contain MPEG compatible data packets. Each data segment comprises a four symbol segment sync character followed by 828
25 data symbols. Each field segment includes a four symbol segment sync character followed by a field sync component comprising a predetermined 511 symbol pseudorandom number (PN) sequence and three predetermined 63 symbol PN sequences, the middle one of which is inverted in successive fields. A VSB mode control signal
30 (defining the VSB symbol constellation size) follows the last 63 PN

4

sequence, which is followed by 96 reserved symbols and 12 symbols copied from the previous field.

Continuing with Figure 1, the passband IF output signal from unit 16 is converted to an oversampled digital symbol datastream by an analog to digital converter 19. The output oversampled digital datastream from ADC 19 is demodulated to baseband by an all digital demodulator/carrier recovery network 22. This is done by an all digital phase locked loop in response to the small reference pilot carrier in the received VSB datastream. Unit 22 produces an output I-phase demodulated symbol datastream as described in greater detail with regard to Figure 3.

ADC 19 oversamples the input 10.76 Msymbols/sec VSB symbol datastream with a 21.52 MHz sampling clock, i.e., twice the received symbol rate, thereby providing an oversampled 21.52 Msamples/sec datastream with two samples per symbol. The use of such two sample per symbol sample based processing, rather than symbol-by-symbol (one sample per symbol) symbol based processing, produces advantageous operation of subsequent signal processing functions such as are associated with DC compensation unit 26 and NTSC interference detector 30 for example, as will be discussed.

Associated with ADC 19 and demodulator 22 is a segment sync and symbol clock recovery network 24. Network 24 detects and separates the repetitive data segment sync components of each data frame from the random data. The segment syncs are used to regenerate a properly phased 21.52 MHz clock which is used to control the datastream symbol sampling by analog to digital converter 19. As will be discussed in connection with Figures 4 and 5, network

5

24 advantageously uses an abbreviated two-symbol correlation reference pattern and associated two symbol data correlator to detect the segment sync.

5 A DC compensation unit 26 uses an adaptive tracking circuit to remove from the demodulated VSB signal a DC offset component due to the pilot signal component, as will be discussed in connection with Figure 6. Unit 28 detects the data field sync component by comparing every received data segment with an ideal field reference signal
10 stored in memory in the receiver. In addition to field synchronization, the field sync signal provides a training signal for channel equalizer 34.

NTSC interference detection and rejection are performed by unit
15 30 as will be discussed in greater detail with regard to Figures 7 and 8. Afterwards, the signal is adaptively equalized by channel equalizer 34 which may operate in a combination of blind, training, and decision-directed modes. Equalizer 34 may be of the type described in the Grand Alliance HDTV System Specification and in an article by W.
20 Bretl et al., "VSB Modem Subsystem Design for Grand Alliance Digital Television Receivers," IEEE Transactions on Consumer Electronics, August 1995. Equalizer 34 also may be of the type described in a copending US Patent application Serial No. (RCA 88,947) of Shiue et al. The output datastream from detector 30 is downconverted to a one
25 sample/symbol (10.76 Msymbols/sec) datastream prior to equalizer 34. This downconversion may be accomplished by a suitable downsampling network (not shown to simplify the drawing).

Equalizer 34 corrects channel distortions, but phase noise
30 randomly rotates the symbol constellation. Phase tracking network 36

6

removes the residual phase and gain noise in the output signal from equalizer 34, including phase noise which has not been removed by the preceding carrier recovery network in response to the pilot signal. The phase corrected signal is then trellis decoded by unit 40, de-
5 interleaved by unit 42, Reed-Solomon error corrected by unit 44, and descrambled (de-randomized) by unit 46. Afterwards, a decoded datastream is subjected to audio, video and display processing by unit 50.

10 Tuner 14, IF processor 16, field sync detector 28, equalizer 34, phase tracking loop 36, trellis decoder 40, de-interleaver 42, Reed-Solomon decoder 44 and descrambler 46 may employ circuits of the type described in the Grand Alliance HDTV System Specification of April 4, 1994, and in the Bretl, et al. article mentioned above. Circuits
15 suitable for performing the functions of units 19 and 50 are well-known.

Demodulation in unit 22 is performed by an all digital automatic phase control (APC) loop to achieve carrier recovery. The phase
20 locked loop uses the pilot component as a reference for initial acquisition and a normal phase detector for phase acquisition. The pilot signal is embedded in the received datastream, which contains data exhibiting a random, noise-like pattern. The random data is essentially disregarded by the filtering action of the demodulator APC
25 loop. The 10.76 Msymbols/sec input signal to ADC 19 is a near baseband signal with the center of the VSB frequency spectrum at 5.38 MHz and the pilot component situated at 2.69 MHz. The input datastream is advantageously two-times oversampled by ADC 19 at 21.52 MHz. In the demodulated datastream from unit 22 the pilot
30 component has been frequency shifted down to DC.

Figure 3 show details of digital demodulator 22. The 8-VSB modulated, oversampled digital symbol datastream from ADC 19, containing the very low frequency pilot component, is applied to inputs of a Hilbert filter 320 and a delay unit 322. Filter 320 separates the incoming IF sampled datastream into "I" (in phase) and "Q" (quadrature phase) components. Delay 322 exhibits a delay that matches the delay of Hilbert filter 320. The I and Q components are rotated to baseband using complex multiplier 324 in an APC loop. Once the loop is synchronized, the output of multiplier 324 is a complex baseband signal. The output I datastream from multiplier 324 is used as the actual demodulator output, and is also used to extract the pilot component of the received datastream using low pass filter 326. The output Q datastream from multiplier 324 is used to extract the phase of the received signal.

In the phase control loop, the I and Q output signals from multiplier 324 are respectively applied to low pass filters 326 and 328. Filters 326 and 328 are Nyquist low pass filters with a cut-off frequency of approximately 1 MHz, and are provided to reduce the signal bandwidth prior to 8:1 data downsampling by units 330 and 332. The downsampled Q signal is filtered by an automatic frequency control (AFC) filter 336. After filtering, the Q signal is amplitude limited by unit 338 to reduce the dynamic range requirements of phase detector 340. Phase detector 340 detects and corrects the phase difference between the I and Q signals applied to its inputs, and develops an output phase error signal which is filtered by an APC filter 344, eg., a second order low pass filter. The phase error detected by unit 340 represents a frequency difference between the expected

8

pilot signal frequency near DC, and the received pilot signal frequency.

If the received pilot signal exhibits an expected frequency near
5 DC, AFC unit 336 will produce no phase shift. The I and Q channel
pilot components input to phase detector 340 will exhibit no deviation
from a mutually quadrature phase relationship, whereby phase
detector 340 produces a zero or near zero value phase error output
signal. However, if the received pilot signal exhibits an incorrect
10 frequency, AFC unit 336 will produce a phase shift. This will result in
an additional phase difference between the I and Q channel pilot
signals applied to the inputs of phase detector 340. Detector 340
produces an output error value in response to this phase difference.

15 The filtered phase error signal from filter 344 is upsampled 1:8
by interpolator 346 to account for the prior downsampling by units
330 and 332, so that NCO 348 operates at 21.52 MHz. The output of
interpolator 346 is applied to a control input of NCO 348, which locally
regenerates the pilot signal for demodulating the received
20 datastream. NCO 348 includes sine and cosine look-up tables for
regenerating the pilot tone at a correct phase in response to the phase
control signal from units 340, 344 and 346. The outputs of NCO 348
are controlled until the I and Q signal outputs of multiplier 324 cause
the phase error signal produced by detector 340 to be substantially
25 zero, thereby indicating that a properly demodulated baseband I
signal is present at the output of multiplier 324.

In digital demodulator 22, the main signal processing engine
essentially comprises elements 336, 338, 340 and 344. The 8:1
30 downsampling provided by units 330 and 332 advantageously saves

demodulator processing power and hardware and permits processing efficiencies by allowing APC loop elements 336, 338, 340 and 344 to be clocked at a lower clock rate, i.e., using a 21.52 MHz/8 or 2.69 MHz clock instead of a 21.52 MHz clock. When a digital signal processor (DSP) is used to implement network 22 and the phase detector loop in particular, the described data reduction results in software efficiencies by requiring proportionally fewer lines of instruction code, for example. DSP machine cycles are made available for other signal processing purposes. When an application specific integrated circuit (ASIC) is used to implement network 22, the data reduction results in reduced hardware and power requirements, as well as reduced integrated circuit surface area. The demodulator advantageously uses the pilot component to achieve carrier recovery, and employs feed-forward processing rather than more complicated and time consuming feedback processing using slicer decision data.

The demodulated I channel datastream is applied to segment sync and symbol clock recovery unit 24 as shown in detail in Figures 4 and 5. When the repetitive data segment sync pulses are recovered from the random data pattern of the received datastream, the segment syncs are used to achieve proper symbol timing by regenerating a properly phased 21.52 MHz twice symbol rate sampling clock for controlling the sampling operation of analog to digital converter 19 (Figure 1). Figure 5 depicts a portion of an eight level (-7 to +7) data segment with an associated segment sync, for an 8-VSB modulated terrestrial broadcast signal in accordance with the Grand Alliance HDTV specification. The segment sync occurs at the beginning of each data segment and occupies a four symbol interval. The segment sync is defined by a pattern 1 -1 -1 1 corresponding to the amplitude levels of the segment sync pulse, from +5 to -5.

The four symbol segment sync occurs every 832 symbols but is difficult to locate in a demodulated VSB digital datastream since the data has a random, noise-like characteristic. To detect the segment sync under these conditions, it has been conventional practice to apply the demodulated I channel datastream to one input of a data correlator, and to apply a reference pattern having the 1 -1 -1 1 characteristic to a reference input of the correlator for comparison with the demodulated data. The correlator produces reinforcement consistent with the reference pattern every 832 symbols. Reinforced data events are accumulated by an accumulator associated with the correlator. Intervening random (non-reinforced) correlations disappear relative to the reinforced correlated segment sync components. Networks for recovering segment sync data in this manner are known, for example, from the Grand Alliance HDTV specification and from the Bretl, et al. article mentioned previously.

It is herein recognized that although the segment sync is generally difficult to locate, it is particularly difficult to detect in the presence of multipath ("ghost") conditions. Moreover, it is herein recognized that the last two characteristics (amplitude levels) of the segment sync pattern (-1 1) are easily corrupted by transmission distortions such as multipath, but that the first two characteristics of the segment sync pattern (1 -1) are significantly more difficult to corrupt. In addition, it has been determined that even if the first two amplitude characteristics (1 -1) of the segment sync pattern are corrupted, they typically corrupt in the same way, which makes the first two characteristics more easily detected by correlation techniques. Thus in the disclosed system the reference pattern applied to the correlator for detecting segment sync is preferably

11
constituted by the first two pattern levels (1 -1) rather than by all four pattern levels (1 -1 -1 1). Thus the correlator reference pattern preferably encompasses only a two symbol interval.

5 In Figure 4, the oversampled output datastream from demodulator 22 (Figures 1 and 3) is applied to one signal input of phase detector 410 and to an 832 symbol correlator 420. The other signal input of phase detector 410 receives an input signal from a data correlation processing path including correlator 420, an
10 associated correlation reference pattern generator 430 coupled to a reference input of correlator 420, and a segment integrator and accumulator 424. Correlator 420 essentially responds to symbol coded data segment sync. Reference pattern generator 430 provides the relatively simple, abbreviated reference pattern 1 -1, thereby
15 permitting the use of a simpler correlator network. The simpler reference pattern is less likely to produce confusion in the sync detection process, particularly in poor signal conditions, because more stable, reliable information is used. The disclosed system is less likely to be confused if two of four correlations are corrupt. In addition,
20 calculation time by correlator 420 is significantly reduced.

The output from correlator 420 is integrated and accumulated by unit 424. A segment sync generator 428, including a comparator with a predetermined threshold, responds to the output of unit 424
25 by generating a segment sync at appropriate times in the datastream corresponding to data segment sync intervals. This occurs when the accumulation of reinforced data events (segment sync appearances) exceeds a predetermined level. Phase detector 410 compares the phase of the segment sync generated by unit 428 with the phase of
30 the segment sync appearing in the demodulated datastream from unit

12

22, and produces an output phase error signal. This error signal is low pass filtered by automatic phase control (APC) filter 434 to produce a signal suitable for controlling a 21.52 MHz voltage controlled crystal oscillator (VCXO) 436, which provides the 21.52 MHz oversampling
5 clock for ADC 19. This sampling clock exhibits proper timing when the phase error signal is substantially zero by APC action. Symbol timing (clock) recovery is complete at this point. The segment sync generated by unit 428 is also applied to other decoder circuits including automatic gain control (AGC) circuits (not shown).

10

Due to the low frequency suppressed carrier pilot component in the received VSB signal, there is a DC offset in the demodulated output I symbol data from demodulator 22. This DC offset is associated with every symbol and is removed by compensation
15 network 26 (Figure 1) before further processing. Removal of the transmitted symbol DC component facilitates recovery of the symmetrical symbol values, i.e., $\pm 7 \pm 5 \pm 3 \pm 1$, of an 8-VSB signal.

Figure 6 shows details of network 26, which is essentially a DC tracking feedback network. The arrangement of network 26 in Figure
20 6 is advantageously clocked at twice the symbol rate to produce rapid elimination of the DC component. This action promotes rapid convergence of the receiver and its several interdependent subsystems to rapidly produce proper operating conditions for processing received video data for display.

25

In Figure 6, the oversampled demodulated datastream containing the unwanted DC offset is applied to one input of a subtractive combiner 610. An inverting input (-) of combiner 610 receives a DC compensation voltage from a DC voltage generator 616
30 in response to a control signal produced in response to the output of

13

combiner 610 as follows. The DC offset in the output signal from
combiner 610 is progressively attenuated by feedback action at the
twice symbol rate oversampling rate. This DC offset is detected by
unit 622 and compared to a reference by comparator 624. The output
5 of comparator 624 indicates the magnitude and polarity of the
residual DC offset and is used to produce a control signal from control
signal generator 626. The control signal in turn causes generator 616
to incrementally adjust the magnitude and polarity of a DC value
which is combined with the demodulated datastream. This process
10 continues until a steady state condition is reached wherein by
feedback action no further DC value adjustments are provided by unit
616. Generator 616 may provide both positive and negative DC
compensation values since transmission channel disturbances may
cause the (positive) DC offset added at the transmitter to vary such
15 that both positive and negative compensation values are needed at
the receiver.

Figure 7 shows details of NTSC co-channel interference detection
network 30 in Figure 1. As explained in the Grand Alliance HDTV
20 System Specification, the interference rejection properties of the VSB
transmission system are based on the frequency locations of the
principle components of the NTSC cochannel interfering signal within
the 6 MHz television channel, and the periodic notches of a VSB
receiver baseband comb filter. These comb filter notches exhibit high
25 attenuation (nulls) at frequency locations of interfering high energy
NTSC components. These components include the video carrier located
1.25 MHz from the lower band edge, the chrominance subcarrier
located 3.58 MHz higher than the video carrier frequency, and the
sound carrier located 4.5 MHz above the video carrier frequency.

NTSC interference is detected by the circuit shown in Figure 7, where the signal-to-interference plus noise of field sync patterns is measured at the input and output of a comb filter network, and these patterns are compared with each other. A reference field sync pattern
5 employed for this purpose is a programmed, locally stored "ideal" version of the received VSB signal field sync pattern.

In Figure 7, oversampled demodulated I channel symbol data are applied to an input of an NTSC rejection comb filter 710, to a first
10 input of multiplexer 745, and to an input of a subtractive combiner 720. Comb filter 710 includes a subtractor 712 which subtracts samples delayed by delay element 714 from the input I data to produce a combed I channel symbol datastream. Comb filter 710 produces significant amplitude attenuation, or "nulls," at the high
15 energy interfering NTSC frequencies noted previously. The combed I data from filter 710 is applied to a second input of multiplexer 745. Comb filter delay element 714 advantageously exhibits a 24-sample delay as will be discussed subsequently.

20 A programmed 21.52 Msamples/sec (twice symbol rate) reference field sync pattern is obtained from local memory during field sync intervals of the received datastream. The field sync reference pattern is applied to an input of NTSC rejection comb filter 718, and to an inverting input (-) of combiner 720. Comb filter 718 is
25 similar to comb filter 710, and also includes a delay element which advantageously exhibits a 24-sample delay. The network of Figure 7, in particular comb filters 710, 718 and the associated delay networks, is clocked at 21.52 MHz.

15

A first error signal produced at the output of combiner 720 represents the difference between the received field sync pattern in the input datastream, and the reference field sync pattern. This error signal is squared by unit 722 and integrated by unit 724. A second error signal produced at the output of combiner 730 represents the difference between the received field sync pattern after comb filtering by filter 710, and the reference field sync pattern after comb filtering by filter 718. This second error signal is squared by unit 732 and integrated by unit 734. The outputs of units 722 and 732 represent the energy of the respective error signals. The integrated output signals from integrators 724 and 734 represent the signal-to-interference plus noise content of the uncombed and combed received field sync components, respectively. These integrated energy-representative signals are applied to respective inputs of an energy detector (comparator) 740, which compares the magnitudes of the integrated first and second error signals. The output signal from detector 740 is applied to a control input of multiplexer 745 for causing multiplexer 745 to provide as a Data Output that one of its input signals which exhibits higher quality, i.e., better signal-to-noise plus interference ratio. Thus in the case of significant NTSC co-channel interference the comb filtered output signal from filter 710 will be output from multiplexer 745, while the unfiltered received symbol datastream will be output in the absence of such interference.

25 The use of oversampled I channel data and field sync reference pattern data together with the use of a 24-sample delay in comb filters 710 and 718 advantageously produce full spectrum information about NTSC co-channel interference. This advantageously results in more accurate NTSC interference analysis and detection and
30 better comb filtering. Specifically, the use of 24 sample delays in

16

comb filters 710 and 718 with oversampled input data and corresponding circuit clocking results in a comb filtered frequency spectrum which is not corrupted by phase and amplitude aliasing effects which would be produced by providing an input datastream at
5 the 10.76 Msymbols/sec symbol rate, and by operating comb filters 710 and 718 at the 10.76 Msymbols/sec symbol rate. The resulting frequency spectrum produced at the outputs of comb filters 710 and 718 is shown in Figure 8 and includes two comb filtered full NTSC passband components centered about but separated from 10.76 MHz.
10 Attenuation notches appear at the interfering high energy NTSC frequencies as mentioned.

Figure 7 illustrates one form of an NTSC cochannel interference detector including elements 722, 724, 732, 734 and 740. However,
15 other types of detector may be used. Thus these elements may be represented by a four-input detector, i.e., a so-called "black box" where the detector may be programmed to operate in accordance with the requirements of a particular system. In such case the four inputs are the two oversampled (two sample/symbol) inputs to
20 combiner 720, and the two oversampled inputs to combiner 730, with the output of filter 710 to the input of combiner 730 being particularly important.

The arrangement of Figure 7 produces a clean frequency
25 spectrum, as shown in Figure 8, without associated amplitude and phase corruption (aliasing) caused by frequency overlapping of the upper bandedge of the lower passband component with the lower bandedge of the upper passband component. Consequently, co-channel interference detection by elements 720, 722, 724, 730, 732,
30 734 and 740 is more accurate than detection by a system employing

17

- comb filters with 12-sample delays processing input data at the 10.76 Msymbols/sec symbol rate. In the latter case, amplitude and phase corruption is likely to be produced in the vicinity of 5.38 MHz, where the upper and lower passband components overlap, when the
- 5 passband components are imperfectly matched and do not cancel at such overlap. Such imperfect matching is likely to occur under signal channel conditions including multipath, for example. This aliasing condition reduces the effectiveness of NTSC co-channel interference detection and is avoided by the disclosed system.

1. An apparatus for use in a system for processing a received Vestigial Sideband (VSB) modulated signal containing high definition video data represented by a VSB symbol constellation, said data having a data frame format (Fig. 2) constituted by a succession of data frames comprising a field sync component prefacing a plurality of data segments, the apparatus comprising:

an analog to digital converter (19) for converting said received VSB signal to digital form;

a digital demodulator (22) for demodulating an output signal from said converter to produce a demodulated signal;

said demodulator including a phase control loop (324-348) comprising a digital phase control network (324) for producing said demodulated signal at an output in response to a control signal, a data downsampler (330,332) coupled to the phase control network output for producing a downsampled version of the signal at the phase control network output, and a phase detector (340) for producing said control signal in response to said downsampled signal.

2. Apparatus according to claim 1, wherein said converter (19) produces a sampled data digital datastream which is oversampled at a multiple of the symbol rate of said received signal.

3. Apparatus according to claim 1, wherein said data downsampler (330, 332) has an associated downsampling factor;

said converter (19) produces a sampled data digital datastream which is oversampled at a multiple of the symbol rate of said received signal; and

a portion (336-344) of said phase control loop operates at a rate reduced in proportion to said downsampling factor.

4. Apparatus according to claim 3, wherein said downsampling factor is 8:1.

5. Apparatus according to claim 1, wherein said phase control network includes:

a multiplier (324) having in-phase and quadrature phase input terminals for respectively receiving mutually quadrature phased (I,Q) signals, having reference
5 signal input terminals for receiving mutually quadrature phased (SIN,COS)
reference signals, and having output terminals for outputting demodulated in-
phase (I) and quadrature phase (Q) output signals;

a phase detector (340);

a downsampler (330-332) responsive to said in-phase and quadrature
10 phase output signals from said multiplier, for providing data reduced in-phase and
quadrature phase multiplier output signals to said phase detector in accordance
with a data downsampling factor; and

a controlled oscillator (348) providing said reference signals to said
reference inputs of said multiplier.

15

6. Apparatus according to claim 5, wherein

at least said downsampler (330-332) and said phase detector (340)
operate at a rate reduced in proportion to said downsampling factor.

20 7. Apparatus according to claim 5, further including

an interpolator (346) for providing an upsampled signal from said phase
detector to said reference input of said oscillator.

25 8. Apparatus according to claim 1, wherein said phase control network
includes:

a multiplier (324) having in-phase and quadrature phase input terminals for
respectively receiving mutually quadrature phased (I,Q) signals, having reference
signal input terminals for receiving mutually quadrature phased (SIN,COS)
reference signals, and having output terminals for outputting demodulated in-
30 phase (I) and quadrature phase (Q) output signals;

a phase detector (340);

a first path including a low pass filter (326) and a downsampler (330) for
coupling demodulated I data to an input of said phase detector (340);

20

a second path including a low pass filter (328) and a downsampler (332) for coupling demodulated Q data to another input of said phase detector;

a controlled oscillator (348) providing said reference signals to said reference inputs of said multiplier; and

5 an interpolator (346) for providing interpolated output signals from said phase detector to said oscillator.

9. A method for use in a system for processing a received Vestigial Sideband (VSB) modulated signal containing high definition video data
10 represented by a VSB symbol constellation, said data having a data frame format constituted by a succession of data frames comprising a field sync component prefacing a plurality of data segments, the signal processing method comprising the steps of:

converting said received VSB signal to a digital datastream;

15 demodulating said digital datastream to produce a demodulated datastream;

said demodulating step including the steps of

providing a phase control loop comprising a digital phase control network for producing said demodulated datastream at an output in response to a control
20 signal;

downsampling the signal at said output of said phase control network in accordance with a downsampling factor; and

phase detecting the downsampled signal from said downsampling step to produce said control signal.

25

10. A method according to claim 9, wherein

said converting step oversamples said received signal at a multiple of the symbol rate of said received signal.

11. A method according to claim 9, wherein
said phase control loop operates at least in part at a rate reduced in
proportion to said downsampling factor.

5

12. A method according to claim 10, wherein
said oversampling multiple is two.