




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : G06F 13/00, 1/04		A1	(11) International Publication Number: WO 00/26799
			(43) International Publication Date: 11 May 2000 (11.05.00)
(21) International Application Number: PCT/US99/25641		(81) Designated States: AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).	
(22) International Filing Date: 1 November 1999 (01.11.99)			
(30) Priority Data: 09/186,046 3 November 1998 (03.11.98) US			
(71) Applicant (for all designated States except US): INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95052 (US).			
(72) Inventors; and			
(75) Inventors/Applicants (for US only): MCDONNELL, David, J. [CA/US]; 9137 Shady Hollow Way, Fair Oaks, CA 95628 (US). VOLK, Andrew, M. [US/US]; 7380 Sierra Ponds Lane, Granite Bay, CA 95746 (US). WILLIAMS, Michael, W. [US/US]; 8386 Zancanaro Court, Citrus Heights, CA 95610 (US).		Published With international search report.	
(74) Agents: MILLIKEN, Darren, J. et al.; Blakely, Sokoloff, Taylor & Zafman LLP, 7th floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025 (US).			

(54) Title: CROSS-CLOCK DOMAIN DATA TRANSFER METHOD AND APPARATUS



(57) Abstract

An apparatus and method for transferring units of information between clock domains. A respective set of N units of information is loaded from an output circuit (25-28, 31) in a first clock domain (16) into a storage circuit (33, 35, 36) in a second clock domain (17) during each cycle of the first clock domain. Each set of N units is selected by the output circuit to include: 1) units of information that have previously been loaded into the storage circuit and that will not be output from the storage circuit prior to the storage circuit being loaded with a subsequent set of N units of information; and 2) a complement number of units of information that have not previously been loaded into the storage circuit.