

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
9 January 2003 (09.01.2003)


PCT

(10) International Publication Number
WO 03/003242 A1

- (51) International Patent Classification⁷: **G06F 17/30**, 9/445, 12/14, H04L 9/28
- (74) Agent: WRAY & ASSOCIATES; 239 Adelaide Terrace, Perth, W.A. 6000 (AU).
- (21) International Application Number: PCT/AU02/00847
- (22) International Filing Date: 28 June 2002 (28.06.2002)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
PR 6026 29 June 2001 (29.06.2001) AU
PR 6027 29 June 2001 (29.06.2001) AU
PR 6028 29 June 2001 (29.06.2001) AU
- (71) Applicant (for all designated States except US): **SECURE SYSTEMS LIMITED** [AU/AU]; 16 Ord Street, West Perth, Western Australia 6005 (AU).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): **HEARN, Michael, Alfred** [AU/AU]; 1 Urawa Road, Duncraig, Western Australia 6023 (AU). **KABZINSKI, Richard** [AU/AU]; 5 Balladonia Drive, Ellenbrook, Western Australia 6069 (AU).
- (81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZM, ZW.
- (84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
- Published:
— with international search report

[Continued on next page]

(54) Title: SECURITY SYSTEM AND METHOD FOR COMPUTERS



(57) Abstract: A computer security device (35) comprising a processor (37) that is independent of the host CPU (13) for controlling access between the host CPU (13) and the storage device (21). A program memory (41) that is independent of the computer memory and the storage device (21) unalterably stores and provides computer programs for operating the processor (37) in a manner so as to control access to the storage device (21). The security device (35) is connected only in line with the data access channel (33) between the host CPU (13) and the storage device (21), and off the main data and control bus (15) of the host CPU (13). All data access by the host CPU (13) to the data storage device (21) is blocked before initialisation of the security device (35) and is intercepted immediately after the initialisation under the control of the processor (37). The processor (37) effects independent control of the host CPU (13) and configuration of the computer (11) to prevent unauthorised access to the storage device (21) during the interception phase. All users of the computer (11) are authenticated with a prescribed profile of access to the storage device (21) and data access to the storage device remains blocked until a user of the computer (11) is correctly authenticated.



For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.