

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
4 August 2005 (04.08.2005)

PCT

(10) International Publication Number
WO 2005/071728 A1

(51) International Patent Classification⁷: **H01L 21/336**,
29/786

(74) Agent: **DRAKE, Paul, S.**; One AMD Place, Mail Stop 68,
P.O. Box 3453, Sunnyvale, CA 94088-3453 (US).

(21) International Application Number:
PCT/US2004/043106

(81) Designated States (*unless otherwise indicated, for every kind of national protection available*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(22) International Filing Date:
21 December 2004 (21.12.2004)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
10/755,763 12 January 2004 (12.01.2004) US

(84) Designated States (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

(71) Applicant (*for all designated States except US*): **ADVANCED MICRO DEVICES, INC.** [US/US]; One AMD Place, Mail Stop 68, P.O. Box 3453, Sunnyvale, CA 94088-3453 (US).

(72) Inventors; and


(75) Inventors/Applicants (*for US only*): **XIANG, Qi** [CN/US]; 1119 Thames Drive, San Jose, CA 95129 (US). **PAN, James, N.** [CN/US]; 3 Mountain View Knolls Drive, Apt. D, Fishkill, NY 12524 (US). **GOO, Jung-Suk** [KR/US]; 100 Escondido Village, #D, Stanford, CA 94305 (US).

Published:

— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: METHOD OF FABRICATING A STRAINED FINFET CHANNEL



(57) Abstract: An exemplary embodiment relates to a method of FinFET channel structure formation. The method can include providing a compound semiconductor layer (140) above an insulating layer (130), providing a trench (142) in the compound semiconductor layer (140), and providing a strained semiconductor layer (144) above the compound semiconductor layer (140) and within the trench (142). The method can also include removing the strained semiconductor layer (144) from above the compound semiconductor layer (140), thereby leaving the strained semiconductor layer (144) within the trench (142) and removing the compound semiconductor layer (140) to leave the strained semiconductor layer (144) and form the fin-shaped channel region (152).

WO 2005/071728 A1