

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
10 April 2003 (10.04.2003)

PCT

(10) International Publication Number
WO 03/030360 A2

(51) International Patent Classification⁷: **H03K**

(21) International Application Number: PCT/US02/29443

(22) International Filing Date:
17 September 2002 (17.09.2002)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
09/954,251 17 September 2001 (17.09.2001) US

(71) Applicant: **HONEYWELL INTERNATIONAL INC.**
[US/US]; 101 Columbia Avenue, P.O. Box 2245, Morristown, NJ 07960 (US).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZM, ZW.

(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:


— without international search report and to be republished upon receipt of that report

(72) Inventor: **HYNES, Owen, J.**; 14780 Ogren Place, Otsego, MN 55330 (US).

(74) Agents: **CRISS, Roger, H.** et al.; Honeywell International Inc., 101 Columbia Avenue, P.O. Box 2245, Morristown, NJ 07960 (US).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: HIGH VOLTAGE CMOS OUTPUT DRIVER IN LOW VOLTAGE PROCESS



(57) Abstract: A high-voltage output buffer is implemented in a low-voltage semiconductor process. The buffer comprises a level translator circuit, the level translator operable to receive a signal varying between ground and a low voltage level, and to output a corresponding signal varying between a reference voltage level and a high voltage level. The reference voltage level is an intermediate voltage level between half of the low voltage level and the high voltage level. The buffer further comprises an output circuit operable to receive via an input the output of the level translator circuit, and to output a high voltage level when the input is a high voltage level or a zero voltage level when the input is at the reference voltage level.



WO 03/030360 A2