**PCT** WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 7 : G06F 11/34, 13/16

A1

(11) International Publication Number: **WO 00/23895**

(43) International Publication Date: 27 April 2000 (27.04.00)

(21) International Application Number: PCT/JP99/05744

(22) International Filing Date: 19 October 1999 (19.10.99)

(30) Priority Data:
10/316941 20 October 1998 (20.10.98) JP

(71) Applicant *(for all designated States except US)*: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. [JP/JP]; 1006, Oaza Kadoma, Kadoma-shi, Osaka 571-8501 (JP).


(72) Inventors; and
(75) Inventors/Applicants *(for US only)*: UEDA, Yasushi [JP/JP]; 1-138, Tenjin, Saijo-shi, Ehime 793-0002 (JP). WATANABE, Takahiro [JP/JP]; 714, Oaza Hinokuchi, Shigenobu-cho, Onsen-gun, Ehime 791-0202 (JP).

(74) Agents: IWAHASHI, Fumio et al.; Matsushita Electric Industrial Co., Ltd., 1006, Oaza Kadoma, Kadoma-shi, Osaka 571-8501 (JP).

(81) Designated States: CN, ID, KR, SG, US.

**Published**
*With international search report.*
*Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.*

(54) Title: SIGNAL PROCESSING APPARATUS WITH MEMORY ACCESS HISTORY STORAGE




(57) Abstract

In a signal processing apparatus (100) having a memory (160), an arbitration block (150); and plural blocks for accessing the memory (120, 130 and 140) provided in an LSI, for the ease of cause analysis in the event of a fault, a trace control block (170) is provided, and by setting from a microcomputer (110), start and end of storing of access history from the required memory access block and content of storing are controlled, and a specified region of the memory is traced. In the event of a fault, by reading out the specific tracing region in the built-in memory (160) from outside, the cause can be analyzed easily.