

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
20 October 2005 (20.10.2005)

PCT

(10) International Publication Number
WO 2005/099096 A1

(51) International Patent Classification⁷: **H03M 1/22**

(21) International Application Number:
PCT/US2005/010991

(22) International Filing Date: 30 March 2005 (30.03.2005)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
10/816,266 31 March 2004 (31.03.2004) US

(71) Applicant (for all designated States except US): **SILICON LABS CP, INC.** [US/US]; 7000 West William Cannon Drive, Building 2, Suite 2100, Austin, TX 78735 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **HOLBERG, Douglas** [US/US]; 820 Camino de Rancho, Wimberley, TX 78676 (US). **LEUNG, Ka, Y** [US/US]; 9216 Spicebrush Drive, Austin, TX 78759 (US).

(74) Agents: **HOWISON, Gregory, M.** et al.; Howison & Arnott, L.L.P., P.O. Box 741715, Dallas, TX 75374-1715 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Declaration under Rule 4.17:


— of inventorship (Rule 4.17(iv)) for US only

Published:

— with international search report

[Continued on next page]

(54) Title: GAIN CONTROL FOR DELTA SIGMA ANALOG-TO-DIGITAL CONVERTER



(57) **Abstract:** Gain control for delta sigma analog-to-digital converter. A method is disclosed for driving the input of an integrator in a delta-sigma converter having an amplifier with a non-inverting input, an output and a positive input connected to a reference voltage and an integration capacitor connected between the non-inverting input and the output. An input voltage is sampled at a first rate onto an input sampling capacitor and then charge is dumped from the input sampling capacitor to the non-inverting input of the amplifier at a second time and at the first rate. A reference voltage is sampled onto a feedback sampling capacitor at substantially the first rate, and charge stored on the feedback sampling capacitor is dumped to the non-inverting input of the amplifier at a second rate different than the first rate. The amount of time that charge is dumped from the feedback sampling capacitor is controlled to be substantially equal to the amount of time that charge is being dumped from the input sampling capacitor, wherein varying the second rate relative to the first rate changes the gain of delta-sigma converter.

WO 2005/099096 A1



— *before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments*

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.