20030015542 27/03/03

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau

162162

(43) International Publication Date
4 April 2002 (04.04.2002)

PCT

(10) International Publication Number
WO 02/027658 A3

(51) International Patent Classification[7]: G09G 5/36

(21) International Application Number: PCT/US01/29605

(22) International Filing Date:
20 September 2001 (20.09.2001)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
09/671,237 28 September 2000 (28.09.2000) US

(71) Applicant: INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95052 (US).

(72) Inventor: LANGENDORF, Brian; 272 Semples Crossing, Benicia, CA 94510 (US).

(74) Agents: SKWIERAWSKI, Paul, J. et al.; Antonelli, Terry, Stout, Kraus, Suite 1800, 1300 North Seventeenth Street, Arlington, VA 22209 (US).

(81) Designated States *(national)*: AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.


(84) Designated States *(regional)*: ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:
— *with international search report*

(88) Date of publication of the international search report:
18 July 2002

[Continued on next page]

(54) Title: SHARED SINGLE BLOCK TRANSFORM IN PARALLEL



(57) Abstract: A computer system having multiple graphics controllers configured to share graphics and video functions, including each executing a portion of a single block transform "BLT" operation in parallel to transfer a block of pixel data from a source to a destination on a graphics surface, and multiple local memories connected to the graphics controllers and configured to store pixel data of a source in a designated pattern allocated to different graphics controllers, wherein each includes a scratch pad for storing, upon request to execute a single BLT operation all pixel data of the source that are in regions controlled by another graphics controller and copied from the other local memory.

WO 02/027658 A3

ACTION

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.