THIS SHEET HAS BEEN REPLACED

REPLACEMENT SHEET
Date : 30 JUN 1997

A MASSIVELY MILTIPLEXED SUPERSCALAR HARVARD ARCHITECTURE COMPUTER

ABSTRACT

A massively muliplexed central processing unit ("CPU") which has a plurality of independent computational circuits, a separate internal result bus for transmitting the resultant output from each of these computational circuits, and a plurality of general purpose registers coupled to each of the computational circuits. The CPU also features a very long instruction word which uses a series of assigned bit locations to represent the selection codes for each of the CPU components. These selection codes are directly transmitted to each of the CPU components by a program control circuit. A separate data control circuit is further provided in achieve a Harvard architecture design for the CPU.

Fig 1

This Sheet Has Been Replaced

