

Description

The invention relates to a current stabilizing arrangement comprising a first circuit between a first and a second power-supply terminal which comprises a series arrangement of a first resistor, a second resistor, and the collector-emitter path of a first transistor whose base is connected to a point between the first and the second resistor, and a second circuit between a load terminal for connecting a load and the second power-supply terminal which comprises the collector-emitter path of a second transistor of the same conductivity type as the first transistor, whose base is coupled to the collector of the first transistor, whose collector is coupled to the load terminal and whose emitter is coupled to the second supply terminal.

Such an arrangement is suitable for general use in integrated circuits. In particular, such a circuit arrangement may be used in a one-chip integrated radio receiver.

Such a circuit arrangement is known from United States Patent Specification 3,831,040. In this arrangement the current in the first circuit is the unstabilized current and the current in the second circuit is the stabilized current. Stabilization is achieved in that the current in the first circuit, which can be adjusted by means of the first resistor, produces a substantially constant voltage across the first transistor whose base is coupled to its collector. In order to ensure that the current in the second circuit is also stabilized with respect to supply-voltage variations a second resistor is arranged between the base and the collector of the first transistor, the base of the second transistor being connected to the collector of the first transistor. In the case of a supply-voltage variation the voltage variation across the first transistor whose base is coupled to its collector is substantially equal to the voltage variation across the differential resistance of the base-emitter position. In order to make the current in the second circuit independent of these last-mentioned voltage variations the voltage across the differential resistance is compensated for by the voltage across the second resistor.

However, the differential resistance of a diode is inversely proportional to the current through the diode. For a specific value of the second resistor this means that the voltage variation across the second resistor is equal to the voltage variation across the differential resistance for only one specific current and, consequently, one specific supply voltage. The current in the second circuit is therefore independent of supply-voltage variations to a limited extent only. In the case of a suitable value of the second resistor the known circuit arrangement enables the current in the second circuit to be stabilized to within 5% in the voltage range of approximately 2 to 10 V, which is the customary range for integrated circuits.

It is the object of the invention to provide a current stabilizing arrangement which is more independent of supply-voltage variations. A cur-

rent stabilizing arrangement of a type as set forth in the opening paragraph is characterized in that in series with the first and the second resistor, a third resistor is arranged between the connection point of the base of the second transistor and the second resistor and the collector of the first transistor. The third resistor limits the voltage variation across the second resistor to a maximum value which is determined by the ratio between the resistance values of the second and the third resistors. The third resistor can now ensure that the voltage variation across the second resistor is substantially equal to the voltage variation across the differential resistance over a large voltage range. An embodiment of a current stabilizing arrangement in accordance with the invention may be characterized in that in series with the collector-emitter path of the first transistor, the collector-emitter path of a third transistor is arranged, whose base is coupled to its collector, and a fourth resistor is arranged between the emitter of the second transistor and the second power-supply terminal.

The invention will now be described in more detail, by way of example, with reference to the accompanying drawing, in which

Figure 1a shows a known type of current stabilizing arrangement,

Figure 1b shows current-voltage characteristics of the current stabilizing arrangement shown in Figure 1a,

Figure 2a shows a current stabilizing arrangement in accordance with the invention, and

Figure 2b shows a current-voltage characteristic of the current stabilizing arrangement shown in Figure 2a.

Figure 1a shows a known type of current stabilizing arrangement using the step described in the aforementioned United States Patent Specification 3,831,040. Between two power-supply terminals 6 and 7 the circuit arrangement comprises a first circuit which comprises the series arrangement of a first resistor 1, a second resistor 2, the collector-emitter path of a first transistor T_1 , whose base is coupled to a point between the first resistor 1 and the second resistor 2, and the collector-emitter path of a second transistor T_2 , which is arranged as a diode. Between the power-supply terminals 6 and 7 the circuit arrangement further comprises a second circuit which comprises a load 5, which is shown schematically, the collector-emitter path of a third transistor T_3 , whose base is coupled to the collector of transistor T_1 , and a resistor 4. The current I_2 in the second circuit is substantially equal to $I_2 = V_{BE}/R_4$, V_{BE} being the base-emitter voltage of a transistor arranged as a diode and R_4 being the value of the resistor 4. In order to ensure that the current I_2 supplied to the load 5 by the transistor T_3 is constant, the voltage on the base of transistor T_3 must be constant. The current I_1 through the first circuit is adjusted by means of the resistor 1. The voltage V_{B3} on the base of transistor T_3 approximately complies with:

$$V_{B3} = 2V_{BE} + 2I_1 r_0 - I_1 R_2$$

in which V_{BE} is the base-emitter voltage of the transistors T_1 and T_2 , r_0 the differential resistance of the transistors T_1 and T_2 which are arranged as diodes, and R_2 the resistance value of the resistor 2. In the case of supply-voltage variations the current I_1 also varies. The base-emitter voltage V_{BE} of the transistors then remains substantially constant. It follows from the above formula that the base voltage V_{B3} , and consequently the current I_2 , is constant if the voltage variation across the resistor 2 is equal to the voltage variation across the differential resistances, or if $R_2 = 2 r_0$. As is known, the differential resistance of a diode is equal to $r_0 = kT/qI_1$, where k is Boltzmann's constant, T the absolute temperature and q the electron charge. For values of R_1 which are not too small relative to r_0 the approximation $I_1 = V/R_1$ is valid, which yields $r_0 = kTR_1/qV$. This means that for a specific value of R_2 the voltage variation across the differential resistances r_0 is compensated for by the voltage variation across the resistor R_2 over a limited range of supply voltages only. Therefore, the current I_2 is independent of supply-voltage variations to a limited extent only. For a specific value of R_1 the supply-voltage range within which the current I_2 is substantially independent of supply-voltage variations depends on the value R_2 of the resistor 2. This will be explained with reference to Figure 1b, which shows two current-voltage characteristics, the current I_2 in percent being plotted versus the supply voltage V . For the characteristic I the variation of the current I_2 is minimal over an as large as possible supply-voltage range. For this purpose the value of R_2 is selected so that the voltage drop across R_2 is substantially equal to the voltage drop across the differential resistances $2 r_0$, which have a value corresponding to substantially the centre of the voltage range over which the current I_2 is to be stabilized. Therefore, the characteristic I substantially complies with:

$$\frac{R_2}{R_1} = \frac{2KT}{qV} \text{ with } v \approx 6 \text{ Volt}$$

The variation of I_2 over the range from approximately 2 to 10 V is then approximately 5%. If the ratio R_2/R_1 is increased stabilization is effected at lower voltages and over a smaller voltage range. For characteristic II stabilization is effected for voltages between approximately 2 and 5 V. For higher voltages the voltage variation across R_2 is substantially higher than the voltage variation across the resistance $2 r_0$, which leads to overcompensation so that the variation of the current I_2 in the voltage range from approximately 2 to 10 V is substantially greater than 5%. Figure 2a shows an embodiment of a current stabilizing arrangement in accordance with the invention. Identical parts bear the same reference numerals as in Figure 1a. The current stabilizing arrange-

ment differs from the arrangement shown in Figure 1a in that in series with the resistors 1 and 2 a third resistor 3 is arranged between the base connection of transistor T_3 and the collector of transistor T_1 . The resistor 3 limits the voltage variation across the resistor 2. It is found that the resistor 3 limits the compensation voltage for the voltage variation across the differential resistances to a maximum value of substantially $V_{BE} \cdot R_2/R_3$, R_3 being the value of the resistor 3. This precludes overcompensation. By the addition of a resistor 3 of a suitably selected resistance value R_3 a stability improvement by a factor 2.5 can be obtained in comparison with the stabilizing arrangement shown in Figure 1a. Figure 2b shows a current-voltage characteristic for the circuit arrangement shown in Figure 2a. The variation of I_2 over the range of approximately 2 to 10 V is now 2%.

In addition to the embodiment shown the invention may be utilized in current stabilizing arrangements comprising one instead of two transistors in the first circuit and with or without a resistor in the emitter line of the transistor in the second circuit. Instead of NPN-transistors the current stabilizing arrangements in accordance with the invention may be equipped with PNP-transistors.

Claims

1. A current stabilizing arrangement comprising a first circuit between a first (6) and a second (7) power supply terminal which comprises a series arrangement of a first resistor (1), a second resistor (2) and the collector-emitter path of a first transistor (T_1) whose base is connected to a point between the first (1) and the second (2) resistor, and a second circuit between a load terminal for connecting a load (5) and the second power supply terminal (7) which comprises the collector-emitter path of a second transistor (T_3) of the same conductivity type as the first transistor (T_1) whose base is coupled to the collector of the first transistor, whose collector is coupled to the load terminal and whose emitter is coupled to the second supply terminal (7), characterized in that a third resistor (3) is arranged between the connection point of the base of second transistor (T_3) and the second resistor (2) and the collector of the first transistor (T_1) (Fig. 2a).

2. A current stabilizing arrangement as claimed in Claim 1, characterized in that in series with the collector-emitter path of the first transistor (T_1), the collector-emitter path of a third transistor (T_2) is arranged, whose base is coupled to its collector, and a fourth resistor (4) is arranged between the emitter of the second transistor (T_3) and the second power-supply terminal (7) (Fig. 2a).

Patentansprüche

1. Stromstabilisierungsanordnung mit einer ersten Schaltung zwischen einem ersten (6) und

$$V_{B3} = 2V_{BE} + 2I_1r_0 - I_1R_2$$

in which V_{BE} is the base-emitter voltage of the transistors T_1 and T_2 , r_0 the differential resistance of the transistors T_1 and T_2 which are arranged as diodes, and R_2 the resistance value of the resistor 2. In the case of supply-voltage variations the current I_1 also varies. The base-emitter voltage V_{BE} of the transistors then remains substantially constant. It follows from the above formula that the base voltage V_{B3} , and consequently the current I_2 , is constant if the voltage variation across the resistor 2 is equal to the voltage variation across the differential resistances, or if $R_2 = 2r_0$. As is known, the differential resistance of a diode is equal to $r_0 = kT/qI_1$, where k is Boltzmann's constant, T the absolute temperature and q the electron charge. For values of R_1 which are not too small relative to r_0 the approximation $I_1 = V/R_1$ is valid, which yields $r_0 = kTR_1/qV$. This means that for a specific value of R_2 the voltage variation across the differential resistances r_0 is compensated for by the voltage variation across the resistor R_2 over a limited range of supply voltages only. Therefore, the current I_2 is independent of supply-voltage variations to a limited extent only. For a specific value of R_1 the supply-voltage range within which the current I_2 is substantially independent of supply-voltage variations depends on the value R_2 of the resistor 2. This will be explained with reference to Figure 1b, which shows two current-voltage characteristics, the current I_2 in percent being plotted versus the supply voltage V . For the characteristic I the variation of the current I_2 is minimal over an as large as possible supply-voltage range. For this purpose the value of R_2 is selected so that the voltage drop across R_2 is substantially equal to the voltage drop across the differential resistances $2r_0$, which have a value corresponding to substantially the centre of the voltage range over which the current I_2 is to be stabilized. Therefore, the characteristic I substantially complies with:

$$\frac{R_2}{R_1} = \frac{2KT}{qV} \text{ with } v \approx 6 \text{ Volt}$$

The variation of I_2 over the range from approximately 2 to 10 V is then approximately 5%. If the ratio R_2/R_1 is increased stabilization is effected at lower voltages and over a smaller voltage range. For characteristic II stabilization is effected for voltages between approximately 2 and 5 V. For higher voltages the voltage variation across R_2 is substantially higher than the voltage variation across the resistance $2r_0$, which leads to overcompensation so that the variation of the current I_2 in the voltage range from approximately 2 to 10 V is substantially greater than 5%. Figure 2a shows an embodiment of a current stabilizing arrangement in accordance with the invention. Identical parts bear the same reference numerals as in Figure 1a. The current stabilizing arrange-

ment differs from the arrangement shown in Figure 1a in that in series with the resistors 1 and 2 a third resistor 3 is arranged between the base connection of transistor T_3 and the collector of transistor T_1 . The resistor 3 limits the voltage variation across the resistor 2. It is found that the resistor 3 limits the compensation voltage for the voltage variation across the differential resistances to a maximum value of substantially $V_{BE} \cdot R_2/R_3$, R_3 being the value of the resistor 3. This precludes overcompensation. By the addition of a resistor 3 of a suitably selected resistance value R_3 a stability improvement by a factor 2.5 can be obtained in comparison with the stabilizing arrangement shown in Figure 1a. Figure 2b shows a current-voltage characteristic for the circuit arrangement shown in Figure 2a. The variation of I_2 over the range of approximately 2 to 10 V is now 2%.

In addition to the embodiment shown the invention may be utilized in current stabilizing arrangements comprising one instead of two transistors in the first circuit and with or without a resistor in the emitter line of the transistor in the second circuit. Instead of NPN-transistors the current stabilizing arrangements in accordance with the invention may be equipped with PNP-transistors.

Claims

1. A current stabilizing arrangement comprising a first circuit between a first (6) and a second (7) power supply terminal which comprises a series arrangement of a first resistor (1), a second resistor (2) and the collector-emitter path of a first transistor (T_1) whose base is connected to a point between the first (1) and the second (2) resistor, and a second circuit between a load terminal for connecting a load (5) and the second power supply terminal (7) which comprises the collector-emitter path of a second transistor (T_3) of the same conductivity type as the first transistor (T_1) whose base is coupled to the collector of the first transistor, whose collector is coupled to the load terminal and whose emitter is coupled to the second supply terminal (7), characterized in that a third resistor (3) is arranged between the connection point of the base of second transistor (T_3) and the second resistor (2) and the collector of the first transistor (T_1) (Fig. 2a).

2. A current stabilizing arrangement as claimed in Claim 1, characterized in that in series with the collector-emitter path of the first transistor (T_1), the collector-emitter path of a third transistor (T_2) is arranged, whose base is coupled to its collector, and a fourth resistor (4) is arranged between the emitter of the second transistor (T_3) and the second power-supply terminal (7) (Fig. 2a).

Patentansprüche

1. Stromstabilisierungsanordnung mit einer ersten Schaltung zwischen einem ersten (6) und





einem zweiten (7) Speiseanschluss, die eine Reihenschaltung aus einem ersten Widerstand (1), einem zweiten Widerstand (2) und der Kollektor-Emitterstrecke eines ersten Transistors (T_1), dessen Basis an einen Punkt zwischen dem ersten (1) und dem zweiten Widerstand (2) angeschlossen ist, enthält eine zweite Schaltung zwischen einem Belastungsanschluss zum Anschliessen einer Belastung (5) und dem zweiten Speiseanschluss (7), die die Kollektor-Emitterstrecke eines zweiten Transistors (T_2) vom gleichen Leitfähigkeitstyp wie der erste Transistor (T_1) enthält, wobei die Basis dieses zweiten Transistors mit dem Kollektor des ersten Transistors gekoppelt ist, der Kollektor an den Belastungsanschluss gekoppelt ist der Emitter and den zweiten Speiseanschluss (7) gekoppelt ist, dadurch gekennzeichnet, dass ein dritter Widerstand (3) zwischen dem Verbindungspunkt der Basis des zweiten Transistors (T_2) und des zweiten Widerstands (2) und dem Kollektor des ersten Transistors (T_1) angeordnet ist (Figur 2a).

2. Stromstabilisierungsanordnung nach Anspruch 1, dadurch gekennzeichnet, dass in Reihe mit der Kollektor-Emitter-Strecke des ersten Transistors (T_1) die Kollektor-Emitter-Strecke eines dritten Transistors T_2 , dessen Basis mit seinem Kollektor verbunden ist, und ein vierter Widerstand (4) zwischen dem Emitter des zweiten Transistors (T_2) und dem zweiten Speiseanschluss (7) angeordnet ist (Figur 2a).

Revendications

1. Dispositif de stabilisation de courant comportant un premier circuit entre une première (6) et une deuxième (7) borne d'alimentation, comportant un montage en série d'une première résistance (1) d'une deuxième résistance (2) et du trajet collecteur-émetteur d'un premier transistor (T_1) dont la base est connectée à un point entre les première (1) et deuxième (2) résistances, et un deuxième circuit entre une borne de charge pour la connexion d'une charge (5) et la deuxième borne d'alimentation (7), comportant le trajet collecteur-émetteur d'un deuxième transistor (T_2) du même genre de conductivité que le premier transistor, dont la base est couplée au collecteur du premier transistor, dont le collecteur est couplé à la borne de charge et dont l'émetteur est couplé à la deuxième borne d'alimentation (7), caractéristique en ce qu'une troisième résistance (3) est insérée entre le point de connexion de la base du deuxième transistor (T_2) et la deuxième résistance (2) et la collecteur du premier transistor (T_1) (figure 2a).

2. Dispositif de stabilisation de courant selon la revendication 1, caractérisé en ce qu'en série avec le trajet collecteur-émetteur du premier transistor (T_1) est prévu le trajet collecteur-émetteur d'un troisième transistor (T_2), dont la base est couplée à son collecteur, et une quatrième résistance (4) est insérée entre l'émetteur du deuxième transistor (T_2) et la deuxième borne d'alimentation (7) (figure 2a).



* C L N S *