

ABSTRACT

A CACHE COHERENT COMPUTER SYSTEM THAT MINIMIZES INVALIDATION AND COPYBACK OPERATIONS

5 A computer system is disclosed that reduces the occurrences of invalidate and copyback operations through a memory interconnect by disabling a first write optimization of a cache coherency protocol for data that is not likely to be written by a requesting processor.

(Figure 1)