

## ARRANGEMENT AT AN IMAGE PROCESSOR.

The present invention relates to a device in a parallel processor containing a number of processor elements of the same type which are integrated on one and the same semiconductor chip, and which are of the kind that allows parallel image or signal processing of the information stored in the processor element, whereby the said device contains a unit block for each processor element.

In data-type image processing, high demands are made on a very fast performance of the image-associated operations. A way of achieving a high processing speed is to use units with an integrated unit solution comprising both a camera in the form of a photodiode matrix and an image processor. Such an arrangement is known from, eg., SE, B, 431 145 which presents an image processor which contains a device able to indicate the image dots belonging to a connected object, and produces a binary signal corresponding to the object when the relevant image dot, on the one hand, meets a condition specific to the object, and, on the other hand, is indicated as entering the object, or when the closest adjacent image dots are distinguished. By means of this known technique the need is reduced for a serial output of image data, and a substantially reduced amount of information is obtained which, with less time consumption than for the known image processing systems, can be output for further image processing.

Another example of corresponding parallel signal processing is described in Swedish Patent No. 9001556-1. The intention here is to be able to carry out computations on radar signals in addition to image processing.

A drawback with the known technique is that the known processors cannot perform so-called arithmetic global operations with the same efficiency, for example determine the centre of median for every object in a read-in vector. In the known device, there takes place with this type of operation a serial outputting of image data which, in *per se*

time terms, reduces the advantages of the fast image processors.

5 The object of the present invention is to obviate this drawback and to provide a processor wherein each processor element is connected with a unit block which makes arithmetic global operations possible. This object is achieved in that each unit block comprises at least two incrementing units which are designed to add a signal supplied to the unit  
10 block, and a signal which originates from an incrementing unit corresponding to the respective unit in the closest preceding unit block in every direction of the processor element matrix, and in that every unit block further contains at least one logical unit which is designed to perform  
15 logical operations of Boolean type on the signals received from the incrementing units of the unit block.

According to a characteristic of the invention, said signal supplied to the unit block corresponds to an image or radar  
20 signal coming from a processor element.

According to a particular characteristic of the invention, the number of incrementing units in every unit block is two, and the device is preferably designed to be used in line  
25 image processing and signal processing.

According to a further particular characteristic of the invention, said incrementing units each contain a plurality of half adders, an AND-gate is connected to one input on the  
30 respective half adders, and one input of the AND-gate is connected to the output of the corresponding half adder in the preceding incrementing unit.

According to a further special characteristic of the  
35 invention, every incrementing unit contains precisely one half adder over the logarithm of base two of the number of processor elements arranged in line.

According to a last particular characteristic of the invention, said logical unit is designed to compare the values of the incrementing units in every unit block.

5 The invention will be explained in greater detail in the following, with reference to the attached drawings wherein Figure 1 shows a unit block of the invention. Figure 2 shows how the incrementing units in differing unit blocks, and Figure 3 shows a preferred implementation of an incrementing  
10 unit. Figures 4-7 show examples of different arithmetic global operations that can be carried out with a device of the invention.

The device of the invention is preferably designed for line  
15 image processing, and the description which follows is based on this preferred form of embodiment.

A processor of the invention comprises logical units which can perform arithmetic operations (AGLU = Arithmetic Global  
20 Logical Unit). Each processor element (PE) is connected with a unit block 3 corresponding to the element, which contains two incrementing units 1a, 1b with a preferred embodiment according to Figure 3. Said incrementing unit makes it possible to increase the value originating from the adjacent  
25 unit block. In the preferred embodiment, there takes place an increase of value from the adjacent unit block if the parameter  $D_i$  is made to assume the value  $D_i = 1$ . When the parameter  $D_i$  is made to assume the value  $D_i = 0$ , the value from the adjacent unit block is retained. The spread between  
30 the different unit blocks can be blocked further if  $P_i$  is made to assume the value  $P_i = 0$ . The function that is carried out in every unit block may be described by the equation.

$$X_i = P_i \cdot X_{i-1} + D_i \quad (1)$$

35 To be able to perform the arithmetic global operations, each unit block contains two incrementing units; one for each direction in the matrix of the processor element, as may be

seen in Figure 3. Apart from the spread direction of the units, these two incrementing units are identical.

Figure 4 shows a block diagram of a complete unit block of the invention. The two incrementing units 1a, 1b are connected with a logical unit 2 which can perform Boolean logic operations on the signals received from the incrementing units of the unit block. The logical unit is furthermore connected with an accumulator register in the image processor.

In a preferred embodiment of the invention a logical operation of the type

$$f(CL, CR) = \begin{cases} 1 & \text{if } CL \geq CR \\ 0 & \text{otherwise} \end{cases}$$

is carried out in said logical unit.

In the above mentioned function it is possible to determine a mean value for a plurality of objects in an image vector. This is effected in that local ramps are formed for each object by means of the incrementing units, cf. Figure 4. The value in the image dot corresponding to the unit block may represent the in-signal  $P_i$ , and the respective incrementing unit and parameter  $D_i$  may assume the value  $D_i = 1$ . When the logical unit carries out the above-mentioned comparison, all the image dots in the object come to the left if the mean value to be assigned is the value one, as a result of which a signal vector containing a number of consecutive ones is created. The mean value can be thereafter easily determined through establishing the right-hand side for the consecutive ones.

The centre point in the area between two objects may be determined in a manner which resembles the one given above, with the exception that the image vector is inverted while

the ramp formation takes place in the incrementing units.

When the mean of the image vector is to be determined, the incrementing units are to perform a summation function at which the value of the image dot corresponding to a unit block is added to the accumulated value for all preceding image dots, as shown in Figure 5. This summation function is carried out when there is allotted to  $P_i$  the value  $P_i = 1$  and  $D_i$  is arrived at from the value of the image dots corresponding to the unit block.

A global shift implies that the whole object is shifted to the right side of the vector. To perform this type of shift, the incrementing units in the respective unit block must perform various types of summation operations, as may be seen in Figure 6. In the incrementing unit which is summated to the right, the value of an image dot corresponding to a unit block is added to the accumulated value for the preceding image points in the same manner as for the determination of the image vector mean. In the incrementing unit summing to the left a ramp formation takes place in that  $P_i$  and  $D_i$  must both assume the value 1. In the comparing logical unit there is formed a vector having a number of consecutive ones and the result is determined in the same way as before in that the right side for the consecutive ones is established.

In another form of embodiment of the invention the logical circuit is made, instead, to perform the function:

$$f(CL, CR) = \begin{cases} 1 & CL > 0 \text{ or } CR > 0 \\ 0 & \text{other} \end{cases}$$

With this function it will be possible to perform an object detection of the previously known type, wherein the whole object in the image signal is selected in accordance with Figure 7. In this type of operation the in-signal  $P_i$  for each unit block is constituted by the value for the image dot

corresponding to the unit block in the image vector, and the in-signal D is constituted by the selecting vector.

CLAIMS

1. A device in a parallel processor containing a number of processor elements of the same type which are integrated on one and the same semiconductor chip, and which are of the kind that allows parallel image or signal processing of the information stored in the processor element, whereby the said device contains a unit block (3) for each processor element, characterised in that each unit block (3) comprises at least two incrementing units (1a, 1b) which are designed to add a signal supplied to the unit block and a signal which originates from an incrementing unit corresponding to the respective unit in the closest preceding unit block in every direction of the processor element matrix, and in that every unit block (3) further contains at least one logical unit (2) which is designed to perform logical operations of Boolean type on the signals received from the incrementing units of the unit block.

5

10

15
2. A device according to Claim 1, characterised in that said signal supplied to the unit block corresponds to an image or radar signal coming from a processor element.

20
3. A device according to any one of the preceding claims, characterised in that the number of incrementing units in every unit block is two, and the device is preferably designed to be used in line image processing and signal processing.

25
4. A device according to any of the preceding claims, characterised in that said incrementing units each contain a plurality of half adders (4), in that an AND-gate (5) is connected to one input on the respective half adders, and one input of the AND-gate is connected to the output of the respective half adder in the preceding incrementing unit.

30

35

5. A device according to Claim 4, characterised in that every incrementing unit (1) contains precisely one half adder (4) over the logarithm to base two of the number of processor elements arranged in line.

5

6. A device according to any of the preceding claims, characterised in that said logical unit (2) is designed to compare the values of the incrementing units (1a, 1b) in every unit block (3).

