


FIG. 1



2/12





FIG. 2A

3/12

**FIG. 2B**

4/12


CSE simulation of delay effect (400MHz X12) $T = 2.5\text{ns}$ 

FIG. 3

5/12





FIG. 4A

6/12

**FIG. 4B**

7/12





FIG. 5A

8/12

**FIG. 5B**




FIG. 6

10/12






FIG. 7A

11/12

**FIG. 7B**

12/12

**FIG. 8**