

12/9/03

200 3050457

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

CORRECTED VERSION

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
19 September 2002 (19.09.2002)

PCT

(10) International Publication Number
WO 02/073619 A3

(51) International Patent Classification⁷: G11C 7/22, 7/10, 11/4067, 11/4076, 11/4072, 7/20, G06F 13/42

(21) International Application Number: PCT/US02/07226

(22) International Filing Date: 12 March 2002 (12.03.2002)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
09/804,221 13 March 2001 (13.03.2001) US

(71) Applicant: MICRON TECHNOLOGY, INC. [US/US];
8000 S. Federal Way, Boise, ID 83707-0006 (US).

(72) Inventors: JANZEN, Jeffery, W.; 2727 N. Silverleaf Way, Meridian, ID 83642 (US). BRENT, Keeth; 5077


N. Fifeshire Pl., Boise, ID 83713 (US). RYAN, Kevin, J.; 3676 W. Deerfield Drive, Eagle, ID 83616 (US). MANNING, Troy, A.; 8153 S. Obadiah Lane, Meridian, ID 83642 (US). JOHNSON, Brian; 5977 E. Gateway Dr., Boise, ID 83716 (US).

(74) Agent: D'AMICO, Thomas, J.; Dickstein Shapiro Morin & Oshinsky LLP, 2101 L Street NW, Washington, DC 20037-1526 (US).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.

[Continued on next page]

(54) Title: SYSTEM LATENCY LEVELIZATION FOR READ DATA



(57) Abstract: In a high speed memory subsystem differences in each memory device's minimum device read latency and differences in signal propagation time between the memory device and the memory controller can result in widely varying system read latencies. The present invention equalizes the system read latencies of every memory device in a high speed memory system by comparing the differences in system read latencies of each device and then operating each memory device with a device system read latency which causes every device to exhibit the same system read latency.

WO 02/073619 A3



162162



ACTION

(84) Designated States (regional): ARIPO patent (GI, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report

(88) Date of publication of the international search report:
23 October 2003

(48) Date of publication of this corrected version:

18 December 2003

(15) Information about Correction:

see PCT Gazette No. 51/2003 of 18 December 2003, Section II

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.