

WRITE LEVELING CIRCUIT APPLIED TO MEMORY, AND METHOD AND APPARATUS FOR CONTROLLING THE SAME

ABSTRACT

Provided in the present disclosure are a write leveling circuit applied to a memory, and a method and an apparatus for controlling the same. The write leveling circuit includes: a write signal generation unit configured to perform delay processing on a first write signal according to a received first clock signal, and output a second write signal; a delay unit configured to perform delay processing on a received first data strobe signal, and output a second data strobe signal; and a sampling unit connected to both the delay unit and the write signal generation unit, and configured to output a first sampling signal according to the received second data strobe signal and the received second write signal. The sampling unit is further configured to receive the first data strobe signal, and output a second sampling signal according to the first data strobe signal and the second write signal. In this way, a corresponding controller outside a memory can adjust, based on the first and second sampling signals output in the write leveling circuit, signals sent to the memory by the controller, such that data can be written into the memory correctly.

[Fig. 2]