



1/40


**FIG. 1A**

SUBSTITUTE SHEET (RULE 26)

2/40



3/40








FIG. 2

5/40



6/40



7/40




FIG. 3C




FIG. 4




FIG. 5A






FIG. 5B


11/40



12/40



13/40



14/40




FIG. 7

15/40






FIG. 8





* V = VOLTAGE, I = CURRENT, P = REAL POWER, Q = REACTIVE POWER

FIG. 9B




FIG. 10





FIG. 11

20/40

**FIG. 12A**

21/40




FIG. 12B

22/40





FIG. 12C

23/40

**FIG. 13A**

24/40




FIG. 13B

FIG. 14
FIG. 14A FIG. 14B FIG. 14C




FIG. 14A

26/40

FAULT INTELLIGENCE




FIG. 14B

27/40





FIG. 14C

28/40

**FIG. 15A**

29/40




FIG. 15B




FIG. 16






FIG. 17

32/40








FIG. 18C




FIG. 18D




FIG. 19A

BLUEPRINT PROCESS LIST

BASE	BASELINE AND SYSTEMS EVALUATION
RDAS	REQUIREMENTS DEFINITION AND ANALYTICS SELECTION
ARC	ARCHITECTURE CONFIGURATION
SELECT	SOLUTION ELEMENT EVALUATION AND COMPONENTS TEMPLATE
UPLAN	UPGRADE PLANNING FOR APPLICATIONS AND NETWORKS
RAMP	RISK ASSESSMENT AND MANAGEMENT PLANNING
CHAMP	CHANGE ANALYSIS AND MANAGEMENT PLANNING
SNARC	SENSOR NETWORK ARCHITECTURE CONFIGURATION
SATSECTR	SENSOR ALLOCATION VIA T-SECTION RECURSION




FIG. 19B




FIG. 20





FIG. 21

**FIG. 22**