



- (51) **International Patent Classification:**
Not classified
- (21) **International Application Number:**
PCT/US2024/030132
- (22) **International Filing Date:**
19 May 2024 (19.05.2024)
- (25) **Filing Language:** English
- (26) **Publication Language:** English
- (30) **Priority Data:**
63/503,595 22 May 2023 (22.05.2023) US
18/667,887 17 May 2024 (17.05.2024) US
- (71) **Applicant:** GROQ, INC. [US/US]; 301 Castro Street, Suite 200, Mountain View, California 94041 (US).
- (72) **Inventor:** SPROCH, James; 301 Castro Street, Suite 200, Mountain View, California 94041 (US).
- (74) **Agent:** JOSHI, Vinay; Amin, Turocy & Watson, LLP, 200 Park Avenue, Suite 300, Beachwood, Ohio 44122 (US).
- (81) **Designated States** (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CV, CZ, DE, DJ, DK, DM,

DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IQ, IR, IS, IT, JM, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, MG, MK, MN, MU, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, WS, ZA, ZM, ZW.

- (84) **Designated States** (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, CV, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SC, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, ME, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:
— without international search report and to be republished upon receipt of that report (Rule 48.2(g))

- (54) **Title:** DETECTING ATTACKS ON POWER SUPPLIES BY COMPARING TWO SHIFT REGISTERS




FIG. 1

(57) **Abstract:** Described are embodiments related to counter threat vector. A system includes two Linear Feedback Shift Registers (LFSR) of an equal size in the number of bits, initialized at power up or reset to an initial condition, wherein the values of the two LFSRs are compared during each clock cycle and if there is a mismatch an error is reported and threat mitigation initiated. This Abstract and the independent Claims are concise signifiers of embodiments of the claimed inventions. The Abstract does not limit the scope of the claimed inventions.