

03 MAY 2002

2002028876

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau(43) International Publication Date
12 July 2001 (12.07.2001)

PCT

(10) International Publication Number
WO 01/50262 A1(51) International Patent Classification⁷: G06F 11/00,
11/14

(21) International Application Number: PCT/US00/35660

(22) International Filing Date:
29 December 2000 (29.12.2000)


(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
09/475,417 30 December 1999 (30.12.1999) US(71) Applicant: INTEL CORPORATION [US/US]; 2625
Walsh Avenue, Santa Clara, CA 95051 (US).(72) Inventors: MARISSETTY, Suresh; 1662 Lederer Circle,
San Jose, CA 95131 (US). AYYAR, Mani; 18816 TuggleAvenue, Cupertino, CA 95014 (US). QUACH, Nhon; 6522
Pfeiffer Ranch Road, San Jose, CA 95120 (US). LINT,
Bernard; 445 Poppy Place, Mountain View, CA 94043
(US).(74) Agent: MCCRACKIN, Ann; Schwegman, Lundberg,
Woessner & Kluth, P.O. Box 2938, Minneapolis, MN
55402 (US).(81) Designated States (*national*): AE, AG, AL, AM, AT, AU,
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ,
DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR,
HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR,
LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ,
NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM,
TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.(84) Designated States (*regional*): ARIPO patent (GH, GM,
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian

[Continued on next page]

(54) Title: COOPERATIVE ERROR HANDLING SYSTEM



(57) Abstract: Systems and methods for error handling are disclosed. The systems and methods may be utilized for single or multiple processor computer systems to handle errors in a coordinated manner between hardware and any firmware or software layers. A computer system includes a non volatile memory and at least one processor. A firmware error handling routine is stored on the non volatile memory. The firmware error handling routine is for handling errors. Each of the at least one processors detects errors. Each processor executes the firmware error handling routine on detecting error. The executed firmware error handling routine handles the error. The executed firmware error handling routine also logs error information to a log. The systems and methods provide for coordinated error handling that enhance error recovery, provide error containment and maintain system availability.



162162



ACTION

WO 01/50262 A1

WO 01/50262 A1

patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published:

— With international search report.

— Before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments.

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.