

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
26 August 2004 (26.08.2004)

PCT

(10) International Publication Number
WO 2004/072982 A1

(51) International Patent Classification⁷: **G11C 17/12**,
16/04

CHEN, Pau-Ling [US/US]; 12947 Arroyo De Arguello,
Saratoga, CA 95070 (US).

(21) International Application Number:
PCT/US2004/000498

(74) Agent: **COLLOPY, Daniel, R.**; One AMD Place, Mail
Stop 68, P.O. Box 3453, Sunnyvale, CA 94088-3453 (US).

(22) International Filing Date: 8 January 2004 (08.01.2004)

(81) Designated States (unless otherwise indicated, for every
kind of national protection available): AE, AG, AL, AM,
AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN,
CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI,
GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE,
KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD,
MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG,
PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM,
TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM,
ZW.

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
10/361,378 10 February 2003 (10.02.2003) US

(71) Applicant (for all designated States except US): **AD-
VANCED MICRO DEVICES, INC.** [US/US]; One
AMD Place, Mail Stop 68, P.O. Box 3453, Sunnyvale, CA
94088-3453 (US).


(72) Inventors; and

(75) Inventors/Applicants (for US only): **LE, Binh, Quang**
[US/US]; 1277 Crestpoint Drive, San Jose, CA 95131 (US).
ACHER, Michael [US/US]; 1115A Reed Avenue, Sun-
nyvale, CA 94086 (US). **CLEVELAND, Lee** [US/US];
3428 Saint Marys Place, Santa Clara, CA 95051 (US).

(84) Designated States (unless otherwise indicated, for every
kind of regional protection available): ARIPO (BW, GH,
GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW),
Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), Euro-
pean (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR,
GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK,
TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW,
ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: SELECTION CIRCUIT FOR ACCURATE MEMORY READ OPERATIONS



(57) Abstract: A selection circuit for sensing current in a target cell (305) during a memory read operation is disclosed. According to one embodiment, the selection circuit comprises a sensing circuit selector (364) connected to a sensing circuit (360) and a ground selector (362) connected to ground (365). The ground selector (362) connects a first bit line (316) of the target cell to ground, and the sensing circuit selector (364) connects a second bit line (321) of the target cell (305) to the sensing circuit (360). The sensing circuit selector (364) also connects a third bit line (341) of a first neighboring cell (355) to the sensing circuit (360). The first neighboring cell (355) shares the second bit line (321) with the target cell (305).

WO 2004/072982 A1

**Published:**

- *with international search report*
- *before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments*

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.